AD5541JR-REEL7 データシートの表示（PDF） - Analog Devices

部品番号

コンポーネント説明

メーカー

AD5541JR-REEL7

2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-Bit DACs

Analog Devices 

AD5541/AD5542

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Data Sheet

VOUT 1

AGND 2

AD5541

8 VDD

7 DGND

REF 3 TOP VIEW 6 DIN

CS 4 (Not to Scale) 5 SCLK

Figure 4. AD5541 Pin Configuration

Table 5. AD5541 Pin Function Descriptions

Pin No. Mnemonic Description

1

VOUT

Analog Output Voltage from the DAC.

2

AGND

Ground Reference Point for Analog Circuitry.

3

REF

4

CS

Voltage Reference Input for the DAC. Connect to an external 2.5 V reference. Reference can range from 2 V to VDD.

Logic Input Signal. The chip select signal is used to frame the serial data input.

5

SCLK

Clock Input. Data is clocked into the input register on the rising edge of SCLK. Duty cycle must be between 40% and 60%.

6

DIN

Serial Data Input. This device accepts 16-bit words. Data is clocked into the input register on the rising edge of SCLK.

7

DGND

Digital Ground. Ground reference for digital circuitry.

8

VDD

Analog Supply Voltage, 5 V ± 10%.

RFB 1

14 VDD

VOUT 2

13 INV

AGNDF 3 AD5542 12 DGND

AGNDS 4 TOP VIEW 11 LDAC

REFS 5 (Not to Scale) 10 DIN

REFF 6

9 NC

CS 7

8 SCLK

NC = NO CONNECT

Figure 5. AD5542 Pin Configuration

Table 6. AD5542 Pin Function Descriptions

Pin No. Mnemonic Description

1

RFB

Feedback Resistor Pin. In bipolar mode, connect this pin to the external op amp output.

2

VOUT

Analog Output Voltage from the DAC.

3

AGNDF

Ground Reference Point for Analog Circuitry (Force).

4

AGNDS

Ground Reference Point for Analog Circuitry (Sense).

5

REFS

Voltage Reference Input (Sense) for the DAC. Connect to an external 2.5 V reference. Reference can range from 2 V to VDD.

6

REFF

Voltage Reference Input (Force) for the DAC. Connect to an external 2.5 V reference. Reference can range from 2 V to VDD.

7

CS

Logic Input Signal. The chip select signal is used to frame the serial data input.

8

SCLK

Clock Input. Data is clocked into the input register on the rising edge of SCLK. Duty cycle must be between 40% and 60%.

9

NC

No Connect.

10

DIN

Serial Data Input. This device accepts 16-bit words. Data is clocked into the input register on the rising edge of SCLK.

11

LDAC

LDAC Input. When this input is taken low, the DAC register is simultaneously updated with the contents of the

input register.

12

DGND

Digital Ground. Ground reference for digital circuitry.

13

INV

Connected to the Internal Scaling Resistors of the DAC. Connect the INV pin to external op amps inverting input in

bipolar mode.

14

VDD

Analog Supply Voltage, 5 V ± 10%.

Rev. F | Page 6 of 20

Share Link: