DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD5543(RevA) データシートの表示(PDF) - Analog Devices

部品番号
コンポーネント説明
メーカー
AD5543
(Rev.:RevA)
ADI
Analog Devices ADI
AD5543 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD5543/AD5553–SPECIFICATIONS
ELECTRICAL CHARACTERISTICS (@ VDD = 5 V ؎ 10%, VSS = 0 V, IOUT = Virtual GND, GND = 0 V, VREF = 10 V,
TA = Full operating temperature range, unless otherwise noted.)
Parameter
Symbol Condition
5 V ؎ 10% Unit
STATIC PERFORMANCE1
Resolution
Relative Accuracy
Differential Nonlinearity
Output Leakage Current
Full-Scale Gain Error
Full-Scale Tempco2
N
INL
DNL
IOUT
GFSE
TCVFS
1 LSB = VREF/216 = 153 µV when VREF = 10 V AD5543
1 LSB = VREF/214 = 610 µV when VREF = 10 V AD5553
Grade: AD5553C
Grade: AD5543B
Monotonic
Data = 0000H, TA = 25°C
Data = 0000H, TA = TA max
Data = FFFFH
16
14
±1
±2
±1
10
20
± 1/± 4
1
Bits
Bits
LSB max
LSB max
LSB max
nA max
nA max
mV typ/max
ppm/°C typ
REFERENCE INPUT
VREF Range
Input Resistance
Input Capacitance2
VREF
RREF
CREF
15/+15
5
5
V min/max
ktyp3
pF typ
ANALOG OUTPUT
Output Current
Output Capacitance2
IOUT
COUT
Data = FFFFH for AD5543
Data = 3FFFH for AD5553
Code Dependent
2
mA typ
200
pF typ
LOGIC INPUTS AND OUTPUT
Logic Input Low Voltage
VIL
Logic Input High Voltage
VIH
Input Leakage Current
IIL
Input Capacitance2
CIL
INTERFACE TIMING 2, 4
Clock Input Frequency
fCLK
Clock Width High
tCH
Clock Width Low
tCL
CS to Clock Setup
tCSS
Clock to CS Hold
tCSH
Data Setup
tDS
Data Hold
tDH
0.8
V max
2.4
V min
10
µA max
10
pF max
50
MHz
10
ns min
10
ns min
0
ns min
10
ns min
5
ns min
10
ns min
SUPPLY CHARACTERISTICS
Power Supply Range
Positive Supply Current
Power Dissipation
Power Supply Sensitivity
AC CHARACTERISTICS4
Output Voltage Settling Time
Reference Multiplying BW
DAC Glitch Impulse
Feedthrough Error
Digital Feedthrough
Total Harmonic Distortion
Output Spot Noise Voltage
VDD RANGE
IDD
PDISS
PSS
tS
BW
Q
VOUT/VREF
Q
THD
eN
Logic Inputs = 0 V
Logic Inputs = 0 V
VDD = ± 5%
To ± 0.1% of Full Scale,
Data = 0000H to FFFFH to 0000H for AD5543
Data = 0000H to 3FFFH to 0000H for AD5553
VREF = 5 V p-p, Data = FFFFH
VREF = 0 V, Data = 7FFFH to 8000H for AD5543
Data = 1FFFH to 2000H for AD5553
Data = 0000H, VREF = 100 mV rms, same channel
CS = 1, and fCLK = 1 MHz
VREF = 5 V p-p, Data = FFFFH, f = 1 kHz
f = 1 kHz, BW = 1 Hz
4.5/5.5
10
0.055
0.006
0.5
V min/max
µA max
mW max
%/% max
µs typ
4
MHz typ
7
nV-s typ
65
dB
7
nV-s typ
85
dB typ
12
nV/Hz
NOTES
1All static performance tests (except IOUT) are performed in a closed-loop system using an external precision OP177 I-to-V converter amplifier. The AD5543 R FB terminal
is tied to the amplifier output. The op amp +IN is grounded and the DAC I OUT is tied to the op amp IN. Typical values represent average readings measured at 25 °C.
2These parameters are guaranteed by design and are not subject to production testing.
3All ac characteristic tests are performed in a closed-loop system using an AD841 I-to-V converter amplifier.
4All input control signals are specified with tR = tF = 2.5 ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.
–2–
REV. A

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]