AD6636(Rev0) データシートの表示（PDF） - Analog Devices
部品番号
コンポーネント説明
メーカー
AD6636 Datasheet PDF : 72 Pages
| |||
PCLK
PxACK
PxREQ
Px [15:0]
PxIQ
PxCH [2:0]
PxGAIN
AD6636
tDPREQ
TIED LOGIC HIGH ALL THE TIME
tDPP
I [15:0]
tDPP
Q [15:0]
tDPP
RSSI [11:0]
tDPIQ
tDPCH
PxCH [2:0] = CHANNEL #
tDPGAIN
tDPP
I [15:0]
tDPP
Q [15:0]
tDPP
RSSI [11:0]
tDPIQ
tDPCH
PxCH [2:0] = CHANNEL #
tDPGAIN
Figure 12. Master Mode PxREQ to PCLK Switching Characteristics
CPUCLK
RD
tSC
tHC
WR
tSC
tHC
CS
A [7:0]
tSAM
VALID ADDRESS
tHAM
D [15:0]
tSAM
VALID DATA
tHAM
tDRDY
RDY
tACC
NOTE:
tACC ACCESS TIME DEPENDS ON THE ADDRESS ACCESSED. IT CAN VARY FROM 3 TO 9 CPUCLK CYCLES.
Figure 13. INM Microport Write Timing Requirements
Rev. 0 | Page 15 of 72
Share Link: 