DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD7680 データシートの表示(PDF) - Analog Devices

部品番号
コンポーネント説明
メーカー
AD7680 Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD7680
SPECIFICATIONS1
Table 3. VDD = 2.5 V to 4.096 V, fSCLK = 2.5 MHz, fSAMPLE = 100 kSPS, unless otherwise noted; TA = TMIN to TMAX, unless otherwise noted.
Parameter
A Version1 B Version1 Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE
Signal-to-Noise + Distortion (SINAD)2
Signal-to-Noise Ratio (SNR)2
Total Harmonic Distortion (THD) 2
Peak Harmonic or Spurious Noise (SFDR)2
Intermodulation Distortion (IMD)2
Second-Order Terms
Third-Order Terms
Aperture Delay
Aperture Jitter
Full Power Bandwidth
DC ACCURACY
83
82
86
84
83
86
−98
−95
−94
−100
20
30
7
5
2
1.6
83
82
86
84
83
86
−98
−99
−94
−100
10
30
7
5
2
1.6
dB min
dB min
dB typ
dB min
dB min
dB typ
dB typ
dB typ
dB typ
dB typ
ns max
ps typ
MHz typ
MHz typ
MHz typ
MHz typ
fIN = 10 kHz sine wave
VDD = 4.096 V
VDD = 2.5 V to 3.6 V
VDD = 4.096 V
VDD = 2.5 V to 3.6 V
@ −3 dB; VDD = 4.096 V
@ −3 dB; VDD = 2.5 V to 3.6 V
@ −0.1 dB; VDD = 4.096 V
@ −0.1 dB; VDD = 2.5 V to 3.6 V
No Missing Codes
Integral Nonlinearity2
Offset Error2
Gain Error2
14
±3.5
±3
±1.25
±1.098
±0.038
15
±3.5
±3
±1.25
±1.098
±0.038
Bits min
LSB max
LSB max
mV max
mV max
% FS max
VDD = 4.096 V
VDD = 2.5 V to 3.6 V
VDD = 4.096 V
VDD = 2.5 V to 3.6 V
ANALOG INPUT
Input Voltage Ranges
DC Leakage Current
0 to VDD
±0.3
0 to VDD
±0.3
V
μA max
Input Capacitance
30
30
pF typ
LOGIC INPUTS
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current, IIN
Input Capacitance, CIN2, 3
LOGIC OUTPUTS
Output High Voltage, VOH
Output Low Voltage, VOL
Floating-State Leakage Current
Floating-State Output Capacitance2, 3
2.4
0.4
±0.3
10
VDD − 0.2
0.4
±0.3
10
2.4
0.4
±0.3
10
VDD − 0.2
0.4
±0.3
10
V min
V max
μA max
pF max
V min
V max
μA max
pF max
Typically 10 nA, VIN = 0 V or VDD
ISOURCE = 200 μA
ISINK = 200 μA
Output Coding
Straight (Natural) Binary
CONVERSION RATE
Conversion Time
Track-and-Hold Acquisition Time
Throughput Rate
8
8
μs max
20 SCLK cycles with SCLK at 2.5 MHz
9.6
9.6
μs max
24 SCLK cycles with SCLK at 2.5 MHz
1.5
1.5
μs max
Full-scale step input
400
400
ns max
Sine wave input ≤ 10 kHz
100
100
kSPS
See the Serial Interface section
Rev. A | Page 4 of 24

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]