AD8381(Rev0) データシートの表示（PDF） - Analog Devices
部品番号
コンポーネント説明
メーカー
AD8381
(Rev.:Rev0)
(Rev.:Rev0)
Analog Devices
AD8381 Datasheet PDF : 16 Pages
| |||
AD8381–SPECIFICATIONS (@ 25؇C, AVCC = 15.5 V, DVCC = 3.3 V, VREFLO = VMID = 7 V, VREFHI = 9.5 V,
TMIN = 0؇C, TMAX = 85؇C, unless otherwise noted.)
Model
Conditions
Min
VIDEO DC PERFORMANCE1
TMIN to TMAX
VDE
DAC Code 450 to 800
–7.5
VCME
DAC Code 450 to 800
–3.5
REFERENCE INPUTS
VMID Range2
VMID Bias Current
VREFHI
VREFLO
VREFHI Input Resistance
VREFLO Bias Current
VREFHI Input Current
VFS Range3
(VREFHI–VREFLO) = 2.5 V
to VREFLO
6.25
VREFLO
VMID – 0.5
0
RESOLUTION
Coding
Binary
10
DIGITAL INPUT CHARACTERISTICS
CLK Rise and Fall Time = 5 ns
Input Data Update Rate
NRZ
CLK to Data Setup Time: t1
0
CLK to STSQ Setup Time: t3
0
CLK to XFR Setup Time: t5
0
CLK to Data Hold Time: t2
5
CLK to STSQ Hold Time: t4
5
CLK to XFR Hold Time: t6
5
CIN
IIH
IIL
VIH
2.0
VIL
VTH
Threshold Voltage
VIDEO OUTPUT CHARACTERISTICS
Output Voltage Swing
AVCC – VOH, VOL – AGND
CLK to VID Delay4: t7
50% of VIDx
13.5
INV to VID Delay
50% of VIDx
12
Output Current
30
Output Resistance
VIDEO OUTPUT DYNAMIC PERFORMANCE
Data Switching Slew Rate
Invert Switching Slew Rate
Data Switching Settling Time to 1%
Data Switching Settling Time to 0.25%
Invert Switching Settling Time to 1%
Invert Switching Settling Time to 0.25%
CLK and Data Feedthrough5
All-Hostile Crosstalk6
Amplitude
Glitch Duration
TMIN to TMAX, VO = 5 V Step, CL = 150 pF
POWER SUPPLY
Supply Rejection (VDE)
AVCCx = +15.5 V ± 1 V
DVCC, Operating Range
3
DVCC, Quiescent Current
AVCC, Operating Range
9
Total AVCC Quiescent Current
STBY AVCC Current
STBY = H
STBY DVCC Current
STBY = H
OPERATING TEMPERATURE RANGE
0
NOTES
1VDE = Differential Error Voltage. VCME = Common-Mode Error Voltage. See the Functional Description section.
2See Figure 6 in the Functional Description section.
3VFS = 2 × (VREFHI–VREFLO). See Functional Description section.
4Measured from 50% of falling CLK edge to 50% of output change. Measurement is made for both states of INV.
5Measured on one output as CLK is driven and STSQ and XFR are held LOW.
6Measured on one output as the other five are changing from 000 HEX to 3FFHEX for both states of INV.
Specifications subject to change without notice.
Typ
Max
Unit
+1.0
+7.5
mV
+0.5
+3.5
mV
9.25
V
35
77
µA
AVCC V
VREFHI V
20
kΩ
0.01
0.07
µA
125
165
µA
5.75
V
Bits
100
3
0.6
0.7
0.05
0.16
0.08
1.4
Ms/s
ns
ns
ns
ns
ns
ns
pF
µA
µA
V
V
V
1
1.3
V
15.5
17.5
ns
14
16
ns
75
mA
29
Ω
265
410
27
32
50
75
33
40
55
100
5
50
45
V/µs
V/µs
ns
ns
ns
ns
mV p-p
mV p-p
ns
0.6
5.5
18
25
18
33
40
1.8
3
0.03
0.1
85
mV/V
V
mA
V
mA
mA
mA
°C
–2–
REV. 0
Share Link: