AD9804 データシートの表示（PDF） - Analog Devices

部品番号

コンポーネント説明

メーカー

AD9804

Complete 10-Bit 18 MSPS CCD Signal Processor

Analog Devices 

TIMING DIAGRAMS

AD9804

CCD

SIGNAL

N

N+1

N+2

N+9

tID

tID

SHP

tS1

tS2

tCP

SHD

tINH

DATACLK

tOD

tH

OUTPUT

N–10

N–9

N–8

N–1

DATA

NOTES:

1. RECOMMENDED PLACEMENT FOR DATACLK RISING EDGE IS BETWEEN THE SHD RISING EDGE AND NEXT SHP FALLING EDGE.

2. CCD SIGNAL IS SAMPLED AT SHP AND SHD RISING EDGES.

Figure 1. Pixel Rate Timing

N+10

N

CCD

SIGNAL

EFFECTIVE PIXELS

OPTICAL BLACK PIXELS

HORIZONTAL

BLANKING

DUMMY PIXELS

EFFECTIVE PIXELS

CLPOB

CLPDM

PBLK

OUTPUT

DATA

EFFECTIVE PIXEL DATA

OB PIXEL DATA

DUMMY BLACK

EFFECTIVE DATA

NOTES:

1. CLPOB AND CLPDM WILL OVERWRITE PBLK. PBLK WILL NOT AFFECT CLAMP OPERATION IF OVERLAPPING CLPDM AND/OR CLPOB.

2. PBLK SIGNAL IS OPTIONAL.

3. DIGITAL OUTPUT DATA WILL BE ALL ZEROS DURING PBLK. OUTPUT DATA LATENCY IS 9 DATACLK CYCLES.

Figure 2. Typical Line Clamp Timing

REV. 0

–5–

Share Link: