DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD9898 データシートの表示(PDF) - Analog Devices

部品番号
コンポーネント説明
メーカー
AD9898 Datasheet PDF : 52 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD9898
SPECIFICATION DEFINITIONS
Differential Nonlinearity (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Thus every
code must have a finite width. No missing codes guaranteed to
10-bit resolution indicates that all 1024 codes, respectively,
must be present over all operating conditions.
Peak Nonlinearity
Peak nonlinearity, a full signal chain specification, refers to the
peak deviation of the output of the AD9898 from a true straight
line. The point used as zero scale occurs 1/2 LSB before the
first code transition. Positive full scale is defined as a level 1
1/2 LSB beyond the last code transition. The deviation is
measured from the middle of each particular output code to the
true straight line. The error is then expressed as a percentage of
the 2 V ADC full-scale signal. The input signal is always appro-
priately gained up to fill the ADC’s full-scale range.
Total Output Noise
The rms output noise is measured using histogram techniques.
The standard deviation of the ADC output codes is calculated
in LSB and represents the rms noise level of the total signal
chain at the specified gain setting. The output noise can be
converted to an equivalent voltage, using the relationship 1 LSB =
(ADC Full Scale/2N codes) where N is the bit resolution of the
ADC. For the AD9898, 1 LSB is 2 mV.
Power Supply Rejection (PSR)
The PSR is measured with a step change applied to the supply
pins. The PSR specification is calculated from the change in the
data outputs for a given step change in the supply voltage.
EQUIVALENT INPUT CIRCUITS
AVDD
R
DVDD
330
AVSS
AVSS
Figure 1. CCDIN
DATA
THREE-
STATE
DVDD
DRVDD
DOUT
DVSS
Figure 3. Digital Inputs
RG,
H1–H2
HVDD OR
RGVDD
ENABLE
OUTPUT
DVSS
DRVSS
Figure 2. Digital Data Outputs
HVSS OR RGVSS
Figure 4. H1–H2, RG Drivers
–8–
REV. 0

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]