AD9991KCP データシートの表示（PDF） - Analog Devices
部品番号
コンポーネント説明
メーカー
AD9991KCP Datasheet PDF : 60 Pages
| |||
TERMINOLOGY
Differential Nonlinearity (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Thus every
code must have a finite width. No missing codes guaranteed to
10-bit resolution indicates that all 1024 codes must be present
over all operating conditions.
Peak Nonlinearity
Peak nonlinearity, a full signal chain specification, refers to
the peak deviation of the output of the AD9991 from a true
straight line. The point used as zero scale occurs 0.5 LSB
before the first code transition. Positive full scale is defined as
a level 1.5 LSB beyond the last code transition. The deviation
is measured from the middle of each particular output code to
the true straight line. The error is then expressed as a percent-
AD9991
age of the 2 V ADC full-scale signal. The input signal is always
appropriately gained up to fill the ADC’s full-scale range.
Total Output Noise
The rms output noise is measured using histogram techniques.
The standard deviation of the ADC output codes is calculated in
LSB and represents the rms noise level of the total signal chain at
the specified gain setting. The output noise can be converted to
an equivalent voltage using the relationship 1 LSB = (ADC Full
Scale/2n codes), where n is the bit resolution of the ADC. For the
AD9991, 1 LSB is 1.95 mV.
Power Supply Rejection (PSR)
The PSR is measured with a step change applied to the supply
pins. The PSR specification is calculated from the change in the
data outputs for a given step change in the supply voltage.
EQUIVALENT CIRCUITS
DVDD
AVDD
R
DATA
AVSS
AVSS
Circuit 1. CCDIN
DVDD
DRVDD
RG, H1–H4
DVSS
Circuit 3. Digital Inputs
HVDD OR
RGVDD
THREE-
STATE
DOUT
ENABLE
OUTPUT
DVSS
DRVSS
Circuit 2. Digital Data Outputs
HVSS OR
RGVSS
Circuit 4. H1–H4, RG Drivers
REV. 0
–7–
Share Link: 