ADM811S(RevH) データシートの表示（PDF） - Analog Devices

部品番号

コンポーネント説明

メーカー

ADM811S
(Rev.:RevH)

Microprocessor Supervisory Circuit in 4-Lead SOT-143 with DSP

Analog Devices 

ADM811/ADM812

Data Sheet

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

GND 1 ADM811/ 4 VCC

ADM812

TOP VIEW

RESET/RESET 2 (Not to Scale) 3 MR

Figure 3. Pin Configuration

Table 3. Pin Function Descriptions

Pin No. Mnemonic

Description

1

GND

Ground Reference For All Signals, 0 V.

2

RESET (ADM811) Active Low Logic Output. RESET remains low while VCC is below the reset threshold or when MR is low;

RESET then remains low for at least 140 ms (at least 300 ms for the ADM811-3T) after VCC rises above the

reset threshold.

RESET (ADM812)

Active High Logic Output. RESET remains high while VCC is below the reset threshold or when MR is low;

RESET then remains high for 240 ms (typical) after VCC rises above the reset threshold.

3

MR

Manual Reset. This active low debounced input ignores input pulses of 100 ns or less (typical) and is

guaranteed to accept input pulses of greater than 10 μs. Leave floating when not used.

4

VCC

Monitored Supply Voltage of 2.5 V, 3 V, 3.3 V, or 5 V. A 0.1 μF decoupling capacitor between VCC and the

GND pin is recommended.

Rev. H | Page 6 of 12

Share Link: