ADN2812(Rev0) データシートの表示（PDF） - Analog Devices

部品番号

コンポーネント説明

メーカー

ADN2812
(Rev.:Rev0)

Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

Analog Devices 

ADN2812

TABLE OF CONTENTS

Specifications..................................................................................... 3

Jitter Specifications....................................................................... 4

Output and Timing Specifications ............................................. 5

Absolute Maximum Ratings............................................................ 6

Thermal Characteristics .............................................................. 6

ESD Caution.................................................................................. 6

Timing Characteristics..................................................................... 7

Pin Configuration and Function Descriptions............................. 8

Typical Performance Characteristics ............................................. 9

I2C Interface Timing and Internal Register Description ........... 10

Terminology .................................................................................... 12

Jitter Specifications ......................................................................... 13

Jitter Generation ......................................................................... 13

Jitter Transfer............................................................................... 13

Jitter Tolerance ............................................................................ 13

Theory of Operation ...................................................................... 14

Functional Description.................................................................. 16

Frequency Acquisition............................................................... 16

Limiting Amplifier ..................................................................... 16

Slice Adjust .................................................................................. 16

Loss of Signal (LOS) Detector .................................................. 16

Lock Detector Operation .......................................................... 16

Harmonic Detector .................................................................... 17

Squelch Mode ............................................................................. 17

I2C Interface ............................................................................... 18

Reference Clock (Optional) ...................................................... 18

Applications Information .............................................................. 21

PCB Design Guidelines ............................................................. 21

DC-Coupled Application .......................................................... 23

Coarse Data Rate Readback Look-Up Table............................... 24

Outline Dimensions ....................................................................... 26

Ordering Guide .......................................................................... 26

REVISION HISTORY

Revision 0: Initial Version

Rev. 0 | Page 2 of 28

Share Link: