ADP1754 データシートの表示（PDF） - Analog Devices
部品番号
コンポーネント説明
メーカー
ADP1754 Datasheet PDF : 20 Pages
| |||
ADP1754/ADP1755
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Data Sheet
VIN 1
VIN 2
VIN 3
EN 4
PIN 1
INDICATOR
ADP1754
TOP VIEW
(Not to Scale)
12 VOUT
11 VOUT
10 VOUT
9 SENSE
VIN 1
VIN 2
VIN 3
EN 4
PIN 1
INDICATOR
ADP1755
TOP VIEW
(Not to Scale)
12 VOUT
11 VOUT
10 VOUT
9 ADJ
NOTES
1. NC = NO CONNECT.
2. THE EXPOSED PAD ON THE BOTTOM OF THE LFCSP ENHANCES
THERMAL PERFORMANCE AND IS ELECTRICALLY CONNECTED TO GND
INSIDE THE PACKAGE. IT IS RECOMMENDED THAT THE EXPOSED PAD
BE CONNECTED TO THE GROUND PLANE ON THE BOARD.
Figure 3. ADP1754 Pin Configuration
NOTES
1. NC = NO CONNECT.
2. THE EXPOSED PAD ON THE BOTTOM OF THE LFCSP ENHANCES
THERMAL PERFORMANCE AND IS ELECTRICALLY CONNECTED TO GND
INSIDE THE PACKAGE. IT IS RECOMMENDED THAT THE EXPOSED PAD
BE CONNECTED TO THE GROUND PLANE ON THE BOARD.
Figure 4. ADP1755 Pin Configuration
Table 5. Pin Function Descriptions
ADP1754
Pin No.
ADP1755
Pin No.
Mnemonic
1, 2, 3, 15, 1, 2, 3, 15, VIN
16
16
4
4
EN
5
5
PG
6
6
GND
7
7
SS
8
8
NC
9
N/A
SENSE
N/A
10, 11, 12,
13, 14
17 (EPAD)
9
10, 11, 12,
13, 14
17 (EPAD)
ADJ
VOUT
Exposed
paddle
(EPAD)
Description
Regulator Input Supply. Bypass VIN to GND with a 4.7 µF or greater capacitor. Note that all five
VIN pins must be connected to the source.
Enable Input. Drive EN high to turn on the regulator; drive it low to turn off the regulator. For
automatic startup, connect EN to VIN.
Power Good. This open-drain output requires an external pull-up resistor to VIN. If the part is in
shutdown mode, current-limit mode, thermal shutdown, or if it falls below 90% of the nominal
output voltage, PG immediately transitions low.
Ground.
Soft Start. A capacitor connected to this pin determines the soft start time.
Not Connected. No internal connection.
Sense. This pin measures the actual output voltage at the load and feeds it to the error
amplifier. Connect SENSE as close as possible to the load to minimize the effect of IR drop
between the regulator output and the load.
Adjust. A resistor divider from VOUT to ADJ sets the output voltage.
Regulated Output Voltage. Bypass VOUT to GND with a 4.7 µF or greater capacitor. Note that all
five VOUT pins must be connected to the load.
The exposed pad on the bottom of the LFCSP package enhances thermal performance and is
electrically connected to GND inside the package. It is recommended that the exposed pad be
connected to the ground plane on the board.
Rev. F | Page 6 of 20
Share Link: 