Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits
English
한국어
日本語
русский
简体中文
español
部品番号
コンポーネント説明
ADV7324KSTZ データシートの表示(PDF) - Analog Devices
部品番号
コンポーネント説明
メーカー
ADV7324KSTZ
Multiformat 216 MHz Video Encoder with Six NSV® 14-Bit DACs
Analog Devices
ADV7324KSTZ Datasheet PDF : 92 Pages
1
2
3
4
5
6
7
8
9
10
Next
Last
ADV7324
CLKIN_A
CONTROL
INPUTS
P_HSYNC,
P_VSYNC,
P_BLANK
Y9–Y0
C9–C0
S9–S0
CONTROL
OUTPUTS
t
9
= CLOCK HIGH TIME
t
10
= CLOCK LOW TIME
t
11
= DATA SETUP TIME
t
12
= DATA HOLD TIME
t
9
t
10
t
12
G0
G1
G2
G3
G4
G5
B0
B1
B2
B3
B4
B5
t
11
R0
R1
R2
R3
R4
R5
t
14
t
13
Figure 5. HD RGB 4:4:4 Input Mode (Input Mode 010)
CLKIN_B*
CONTROL
INPUTS
P_HSYNC,
P_VSYNC,
P_BLANK
t
9
t
10
Y9–Y0
Cb0
Y0
Cr0
Y1
Crxxx Yxxx
t
12
t
11
CONTROL
OUTPUTS
t
12
t
11
t
13
t
9
= CLOCK HIGH TIME
t
10
= CLOCK LOW TIME
t
11
= DATA SETUP TIME
t
12
= DATA HOLD TIME
t
14
*CLKIN_B MUST BE USED IN THIS PS MODE
Figure 6. PS 4:2:2 10-Bit Interleaved at 27 MHz HSYNC/VSYNC Input Mode (Input Mode 100)
CLKIN_A
CONTROL
INPUTS
P_VSYNC,
P_HSYNC,
P_BLANK
Y9–Y0
t
9
t
10
Cb0
Y0
Cr0
Y1
Crxxx
Yxxx
t
12
t
13
t
11
t
14
CONTROL
OUTPUTS
t
9
= CLOCK HIGH TIME
t
10
= CLOCK LOW TIME
t
11
= DATA SETUP TIME
t
12
= DATA HOLD TIME
Figure 7. PS 4:2:2 10-Bit Interleaved at 54 MHz HSYNC /VSYNC Input Mode (Input Mode 111)
Rev. 0 | Page 10 of 92
Share Link:
datasheetq.com [
Privacy Policy
]
[
Request Datasheet
] [
Contact Us
]