AI2152 データシートの表示（PDF） - A1 PROs co., Ltd.

部品番号

コンポーネント説明

メーカー

AI2152

Digital Signal Processor for Color CCD Cameras

A1 PROs co., Ltd. 

Ai2152

DSP REGISTER TABLE

ADDRESS

00

01

NAME

STOP_EEPROM

Reserved

Reserved

BIT

CONTENTS

7:0 Stop reading from EEPROM, only when EEPROM data is FF.

7:0

1:0

02

(1001h)

CCD_H_DRV[1:0]

CCD_H1, CCD_H2 drive current

When VCC=3.3V

3:2 0:24mA,1:16mA, 2:7mA, 3:4mA

When VCC=5V

0:32mA, 1:21mA, 2:10mA, 3:6mA

CCD_RG drive current

When VCC=3.3V

CCD_RG_DRV[1:0] 5:4 0: 24mA, 1:16mA, 2:7mA, 3:4mA

When VCC=5V

0:32mA, 1:21mA, 2:10mA, 3:6mA

Reserved

7:6

03

(1004h)

DV_MODE[2:0]

Digital video image out mode:

000: TG HSYNC/VSYNC output and DV_IO is at debug mode.

if DVIO_O[0]=0

DV_IO={VRI_IN,VRI_REF,TV_VSYNC,TV_HSYNC,

CLR_DSTB,AE_ACT,DEF_DSTB,OB_ACT}

if DVIO_O[0]=1

DV_IO={VRI_IN,VRI_REF,TV_VSYNC,TV_HSYNC,

CLR_DSTB,TV_ACT,CLR_HSYNC,CLR_VSYNC}

001: Sensor data output. (After defect/offset/gain For capture

image)

010: Color data output. (After color Æ For capture image)

2:0 011: TV data output. (Before D/A Æ For connect to D/A)

100: TG HSYNC/VSYNC output and DV_IO is at GPIO mode.

if DVIO_O[0]=0 ~ output TG_VSYNC with 180 Tsys_clk

width

if DVIO_O[0]=1 ~ output TG_VSYNC with 9 H line width

101: Sensor HSYNC/VSYNC output and DV_IO is at GPIO

mode.

110: Color HSYNC/VSYNC output and DV_IO is at GPIO

mode.

111: TV HSYNC/VSYNC output and DV_IO is at GPIO mode.

if DVIO_O[0]=0 ~ TV HSYNC/VSYNC output

if DVIO_O[0]=1 ~ CSYNC output from DV_VSYNC

(DV_HSYNC is fixed to L)

DV_EN

Reserved

3 1: Enable digital image output.

7:4

6

Share Link: