AM29LV008B データシートの表示（PDF） - Advanced Micro Devices

部品番号

コンポーネント説明

メーカー

AM29LV008B

8 Megabit (1 M x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory

Advanced Micro Devices 

DATA SHEET

TABLE OF CONTENTS

Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 6

Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . . 7

Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 8

Device Bus Operations . . . . . . . . . . . . . . . . . . . . . . 9

Table 1. Am29LV008B Device Bus Operations ................................9

Requirements for Reading Array Data ..................................... 9

Writing Commands/Command Sequences .............................. 9

Program and Erase Operation Status .................................... 10

Standby Mode ........................................................................ 10

Automatic Sleep Mode ........................................................... 10

RESET#: Hardware Reset Pin ............................................... 10

Output Disable Mode .............................................................. 10

Table 2. Am29LV008BT Top Boot Sector Address Table ...............11

Table 3. Am29LV008BB Bottom Boot Sector Address Table .........11

Autoselect Mode ..................................................................... 12

Table 4. Am29LV008B Autoselect Codes (High Voltage Method) ..12

Sector Protection/Unprotection ............................................... 12

Figure 1. In-System Sector Protect/Sector Unprotect Algorithms ... 13

Temporary Sector Unprotect .................................................. 14

Figure 2. Temporary Sector Unprotect Operation........................... 14

Hardware Data Protection ...................................................... 14

Low VCC Write Inhibit .............................................................. 14

Write Pulse “Glitch” Protection ............................................... 14

Logical Inhibit .......................................................................... 14

Power-Up Write Inhibit ............................................................ 14

Command Definitions . . . . . . . . . . . . . . . . . . . . . . 15

Reading Array Data ................................................................ 15

Reset Command ..................................................................... 15

Autoselect Command Sequence ............................................ 15

Byte Program Command Sequence ....................................... 15

Unlock Bypass Command Sequence ..................................... 16

Figure 3. Program Operation .......................................................... 16

Chip Erase Command Sequence ........................................... 16

Sector Erase Command Sequence ........................................ 17

Erase Suspend/Erase Resume Commands ........................... 17

Figure 4. Erase Operation............................................................... 18

Command Definitions ............................................................. 19

Table 5. Am29LV008B Command Definitions .................................19

Write Operation Status . . . . . . . . . . . . . . . . . . . . . 20

DQ7: Data# Polling ................................................................. 20

Figure 5. Data# Polling Algorithm ................................................... 20

RY/BY#: Ready/Busy# ........................................................... 21

DQ6: Toggle Bit I .................................................................... 21

DQ2: Toggle Bit II ................................................................... 21

Reading Toggle Bits DQ6/DQ2 .............................................. 21

Figure 6. Toggle Bit Algorithm......................................................... 22

DQ5: Exceeded Timing Limits ................................................ 22

DQ3: Sector Erase Timer ....................................................... 22

Table 6. Write Operation Status ..................................................... 23

Absolute Maximum Ratings . . . . . . . . . . . . . . . . 24

Figure 7. Maximum Negative Overshoot Waveform ...................... 24

Figure 8. Maximum Positive Overshoot Waveform........................ 24

Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . . 24

DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 25

Figure 9. ICC1 Current vs. Time (Showing Active and

Automatic Sleep Currents) ............................................................. 26

Figure 10. Typical ICC1 vs. Frequency ........................................... 26

Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 27

Figure 11. Test Setup..................................................................... 27

Table 7. Test Specifications ........................................................... 27

Figure 12. Input Waveforms and Measurement Levels ................. 27

AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 28

Read Operations .................................................................... 28

Figure 13. Read Operations Timings ............................................. 28

Hardware Reset (RESET#) .................................................... 29

Figure 14. RESET# Timings .......................................................... 29

Erase/Program Operations ..................................................... 30

Figure 15. Program Operation Timings.......................................... 31

Figure 16. Chip/Sector Erase Operation Timings .......................... 32

Figure 17. Data# Polling Timings (During Embedded Algorithms). 33

Figure 18. Toggle Bit Timings (During Embedded Algorithms)...... 33

Figure 19. DQ2 vs. DQ6................................................................. 34

Temporary Sector Unprotect .................................................. 34

Figure 20. Temporary Sector Unprotect Timing Diagram .............. 34

Figure 21. Sector Protect/Unprotect Timing Diagram .................... 35

Alternate CE# Controlled Erase/Program Operations ............ 36

Figure 22. Alternate CE# Controlled Write Operation Timings ...... 37

Erase and Programming Performance . . . . . . . 38

Latchup Characteristics . . . . . . . . . . . . . . . . . . . . 38

TSOP Pin Capacitance . . . . . . . . . . . . . . . . . . . . . 38

Data Retention. . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . 39

TS 040—40-Pin Standard TSOP ............................................ 39

Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 40

Revision A (October 1997) ..................................................... 40

Revision B (January 1998) ..................................................... 40

Revision B+1 (March 1998) .................................................... 40

Revision C (January 1999) ..................................................... 40

Revision D (November 19, 1999) ........................................... 40

Revision D+1 (August 14, 2000) ............................................. 40

Revision D+2 (November 10, 2000) ....................................... 40

Revision D+3 (June 11, 2004) ................................................ 40

Revision D4 (February 21, 2006) ............................................ 40

Revision D5 (September 12, 2006) ........................................ 40

October 11, 2006 21524D6

Am29LV008B

5

Share Link: