AN701 データシートの表示（PDF） - Vishay Semiconductors
部品番号
コンポーネント説明
メーカー
AN701
Vishay Semiconductors
AN701 Datasheet PDF : 19 Pages
| |||
AN701
Vishay Siliconix
Typical open loop voltage gain is 77 dB, and unity gain
bandwidth is typically 2.7 MHz. The soft-start circuit (see Pin 7
description) forces the output to within 0.7 V above ground,
and additional clamp diodes limit the positive output excursion
to within 2xVBE above VREF . Operation at high frequency
allows high closed loop bandwidths and permits excellent
transient response to both input and output changes. Under
normal operation, a small 100 pF bypass capacitor is
recommended from NINV to Comp to increase high-frequency
noise rejection. This should be calculated, however, in
conjunction with the loop dynamics.
PIN 7: SOFTĆSTART
The soft-start circuit is designed to help dc-to-dc converters
start in an orderly manner and reduce component stress. The
output of the error amplifier is clamped by a PNP transistor.
The external capacitor CSS is supplied by a 20-mA current
source and will charge linearly to 4.6 V. In the event of an
under-voltage lockout (or during start-up), this capacitor is held
low.
Feedback
Error Amp
VREF
4.6 V
20 mA
Comparator
CSS
oscillations may occur. These can be prevented with the use
of long soft-start times. The soft-start pin can also be used as
a non-latching shutdown pin by connecting it to –VIN. This
approach allows a shutdown with soft re-start.
PINS 8 AND 9 - OSCILLATOR
The oscillator circuit uses external timing components RT and
CT. An internal divide-by-two prevents pulses with greater than
50% duty cycle, so that core saturation can be avoided. When
the RT terminal is connected to VCC, comparator C2
disconnects the oscillator output from the SYNC terminal using
SW1, and allows an external oscillator circuit to take control of
the current mode comparator circuit.
The current programmed by RT defines the charging current of
CT and the on and off times with the following design
equations:
tON
+
1.025 x RT x CT
8
(1)
tOFF + 5 x Rql x CT
where Rql = 25 W
(2)
1
1
fOSC + 2 x ǒtON ) tOFFǓ
(3)
Actual values taken from a prototype board have been
plotted (Figure 6), and are a close match (except for 47 pF,
where stray parasitics have more significant effect).
1000
47 pF
100 pF
150 pF
200 pF
UV-low
Figure 5 Soft-Start
Soft-start is a very important feature and has many beneficial
effects, especially in applications connecting to telecom lines
where source impedances are high. In such cases, there is an
initial start-up current caused by the input capacitor, followed
by a secondary peak caused by the converter running at
maximum duty cycle while trying to reach regulation. Where
large output capacitances and peak loads are encountered,
www.vishay.com
4
100
Note: These curves were measured in
a board with 3.5 pF of
external parasitic capacitance.
10
10
100
ROSC (kW)
Figure 6 Oscillator Frequency Selection
1000
Document Number: 70575
16-Jan-01
Share Link: