NM25C020DICE データシートの表示（PDF） - Fairchild Semiconductor

部品番号

コンポーネント説明

メーカー

NM25C020DICE

2K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)

Fairchild Semiconductor 

Functional Description (Continued)

FIGURE 10. Write Sequence

The WRSR command requires the following sequence. The CS

line is pulled low to select the device and then the WRSR op-code

is transmitted on the SI line followed by the data to be pro-

CS

grammed. See Figure 12.

 SCK

SI D2

D1

D0

SO

DS012400-12

The READY/BUSY status of the device can be determined by

FIGURE 12. Write Status Register

CS

SI

WRSR

SR Data

Op-Code xxxxBP1BP0xx

SO

DS012400-14

executing a READ STATUS REGISTER (RDSR) instruction. Bit 0

= 1 indicates that the WRITE cycle is still in progress and Bit 0 =

0 indicates that the WRITE cycle has ended. During the WRITE

programming cycle (Bit 0 = 1) only the READ STATUS REGIS-

TER instruction is enabled.

The NM25C020 is capable of a 4 byte PAGE WRITE operation.

After receipt of each byte of data the two low order address bits are

internally incremented by one. The seven high order bits of the

address will remain constant. If the master should transmit more

Note that the first four bits are don’t care bits followed by BP1 and

BP0 then two additional don’t care bits. Programming will start

after the CS pin is forced back to a high level. As in the WRITE

instruction the LOW to HIGH transition of the CS pin must occur

during the SCK low time immediately after clocking in the last don’t

care bit. See Figure 13.

FIGURE 13. Start WRSR Condition

than 4 bytes of data, the address counter will “roll over,” and the

previously loaded data will be reloaded. See Figure 11.

CS

 FIGURE 11. 4 Byte Page Write

CS

SI

Write

Byte

Data

Op-Code Addr (n) (n)

Data

Data

Data

(n + 1) (n + 2) (n + 3)

SO

SCK

SI

BP0

SO

DS012400-15

DS012400-13 The READY/BUSY status of the device can be determined by

At the completion of a WRITE cycle the device is automati-

cally returned to the write disable state.

If the device is not WRITE enabled, the device will ignore the

WRITE instruction and return to the standby state when CS is

forced high. A new CS falling edge is required to re-initialize the

executing a READ STATUS REGISTER (RDSR) instruction. Bit 0

= 1 indicates that the WRSR cycle is still in progress and Bit 0 =

0 indicates that the WRSR cycle has ended.

At the completion of a WRITE cycle the device is automatically

returned to the write disable state.

serial communication.

WRITE STATUS REGISTER (WRSR): The WRITE STATUS

REGISTER (WRSR) instruction is used to program the non-

volatile status register Bits 2 and 3 (BP0 and BP1). The WRITE

PROTECT (WP) pin must be held high and two separate instruc-

tions must be executed. The chip must first be write enabled via

the WRITE ENABLE instruction and then a WRSR instruction

must be executed.

NM25C020 Rev. D.1

8

www.fairchildsemi.com

Share Link: