DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AS8202NF-ALQU データシートの表示(PDF) - austriamicrosystems AG

部品番号
コンポーネント説明
メーカー
AS8202NF-ALQU
AmsAG
austriamicrosystems AG AmsAG
AS8202NF-ALQU Datasheet PDF : 20 Pages
First Prev 11 12 13 14 15 16 17 18 19 20
AS8202NF TTP-C2NF
Data Sheet - Detailed Description
Table 6. Asynchronous DPRAM interface
Symbol
Parameter
Conditions
Min Typ
14
RAM_CLK_TESTSE
Rising to READYB Rising
USE_RAM_CLK=1
3
Ready
delay='00'
3.6
15
RAM_CLK_TESTSE
Rising to READYB
Deactivated 1->Z
Ready
USE_RAM_CLK delay=01
4.5
=1
Ready
delay=10
5.4
Ready
delay=11
6.4
Read to Read Access
16
Inactivity Time (CEB, OEB
min = 1.5 Tc
low to CEB, OEB low)
37.51
Read to Write Access
17
Inactivity Time (CEB, OEB
51
low to CEB, WEB low)
Write to Write Access
18
Inactivity Time (CEB, WEB
51,2
low to CEB, WEB low)
Write to Read Access
19
Inactivity Time (CEB, WEB
51,2
low to CEB, OEB low)
Max Units
9.7
ns
12.9
15.4
ns
18.8
22.2
ns
ns
ns
ns
1. Prior to starting a read or write access, CEB, WEB and OEB have to be stable for at least 5 ns (see symbol 3, 4,
8, 9). In addition the designer has to consider the minimum inactivity time according to symbols 16, 17, 18, 19.
For more information on the inactivity times (see Figure 3).
2. To allow proper internal initialization, after finishing any write access (CEB or WEB is high) to the internal
CONTROLLER_ON register, CEB OEB and WEB have to be stable high within 200 ns (min = 8 Tc).
Note: All values not tested during production, guaranteed by design.
Figure 3. Read/Write Access Inactivity Time
16
17
18
19
Read
Read
Write
Write
Read
CEB
OEB
WEB
www.austriamicrosystems.com and
TTTech Computertechnik AG
Revision 2.1
11 - 20

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]