AT25320B-XHL-T データシートの表示（PDF） - Atmel Corporation
部品番号
コンポーネント説明
メーカー
AT25320B-XHL-T Datasheet PDF : 26 Pages
| |||
Atmel AT25320B/640B
Table 1-3. AC Characteristics (Continued)
Applicable over recommended operating range from TAI = –40°C to +85°C, VCC = As Specified,
CL = 1 TTL Gate and 30pF (unless otherwise noted)
Symbol
Parameter
Voltage
Min
Max
tLZ
HOLD to Output Low Z
4.5–5.5
0
25
2.5–5.5
0
50
1.8–5.5
0
100
4.5–5.5
40
tHZ
HOLD to Output High Z
2.5–5.5
80
1.8–5.5
200
4.5–5.5
40
tDIS
Output Disable Time
2.5–5.5
80
1.8–5.5
200
4.5–5.5
5
tWC
Write Cycle Time
2.5–5.5
5
1.8–5.5
5
Endurance(1) 3.3V, 25°C, Page Mode
1M
Note: 1. This parameter is characterized and is not 100% tested
Units
ns
ns
ns
ms
Write Cycles
2. Serial Interface Description
MASTER: The device that generates the serial clock.
SLAVE: Because the Serial Clock pin (SCK) is always an input, the Atmel® AT25320B/640B always operates as a
slave.
TRANSMITTER/RECEIVER: The AT25320B/640B has separate pins designated for data transmission (SO) and
reception (SI).
MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.
SERIAL OP-CODE: After the device is selected with CS going low, the first byte will be received. This byte con-
tains the op-code that defines the operations to be performed.
INVALID OP-CODE: If an invalid op-code is received, no data will be shifted into the AT25320B/640B, and the
serial output pin (SO) will remain in a high impedance state until the falling edge of CS is detected again. This will
reinitialize the serial communication.
CHIP SELECT: The AT25320B/640B is selected when the CS pin is low. When the device is not selected, data will
not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state.
HOLD: The HOLD pin is used in conjunction with the CS pin to select the AT25320B/640B. When the device is
selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the mas-
ter device without resetting the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is
low. To resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle
during HOLD). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.
WRITE PROTECT: The write protect pin (WP) will allow normal read/write operations when held high. When the
WP pin is brought low and WPEN bit is “1”, all write operations to the status register are inhibited. WP going low
while CS is still low will interrupt a write to the status register. If the internal write cycle has already been initiated,
WP going low will have no effect on any write operation to the status register. The WP pin function is blocked when
the WPEN bit in the status register is “0”. This will allow the user to install the AT25320B/640B in a system with the
5
8535F–SEEPR–6/10
Share Link: 