DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

NX25F641C データシートの表示(PDF) - NexFlash -> Winbond Electronics

部品番号
コンポーネント説明
メーカー
NX25F641C
NexFlash
NexFlash -> Winbond Electronics NexFlash
NX25F641C Datasheet PDF : 23 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
NX25F641C
the configuration register it should first be read by using
the Read Configuration Register command. If no change
is required, the Write Configuration Register command can
be skipped. This process will help extend the endurance
of the configuration register bits and eliminate additional
programming “busy” time.
The Write Configuration Register command sequence
starts with the command byte (8AH) followed by a 16-bit
field that specifies configuration register bit settings.
Although the field is 16-bits long, only bits CF[7:0] are
used. All other upper bits are reserved and must be
clocked using 0 for data. After an additional 16 control
clocks using 0 for data, the command can be completed by
asserting CS high. The device will become busy for a short
time (tWP) while the non-volatile memory cells of the
configuration register are programmed.
Read Status Register (84H)
The Read Status Register command provides access to
the status register and its status flags for Ready/Busy
(R/B), SRAM buffer transfer operations (TR0 and TR1),
Write Enable/Disable (WE), Power Detect and Data Integ-
rity bits (Figure 6). An 16-bit Status field ST[16:0] provides
the contents of the Status Register.
Clear Power Detection Bit (09H)
The Reset Power Detection Bit command (09H) can be
used to force the Power Detect Status bit in the status
register to a 0 state. (see Set Power Detection Bit com-
mand (03H).
Set Power Detection Bit (03H)
The Set Power Detection Bit command (03H) can be used
to detect if power has been removed from the device. The
command works in conjunction with the Power Detect (PD)
status bit. Upon power up the PD bit is cleared to 0. The PD
bit can be set to a 1 using the Set Power Detection Bit
command. Once set, if a power down condition occurs
(Vcc voltage < 2V) the PD bit will reset to 0. This function
is especially useful for applications using NexFlash Serial
Flash Modules or other removable media.
18
NexFlash Technologies, Inc.
PRELIMINARY NXSF032A-0502
05/06/02 ©

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]