DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AT88SC0404C-MP(2009) データシートの表示(PDF) - Atmel Corporation

部品番号
コンポーネント説明
メーカー
AT88SC0404C-MP
(Rev.:2009)
Atmel
Atmel Corporation Atmel
AT88SC0404C-MP Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AT88SC0404C
Table 3. AC Characteristics
Applicable over recommended operating range from VCC = +2.7 to 5.5V,
TAC = -40°C to +85°C, CL = 30pF (unless otherwise noted)
Symbol
Parameter
Min
fCLK
Async Clock Frequency (VCC Range: +4.5 - 5.5V)
1
fCLK
Async Clock Frequency (VCC Range: +2.7 - 3.3V)
1
fCLK
Synch Clock Frequency
0
Clock Duty cycle
40
tR
Rise Time - I/O, RST
tF
Fall Time - I/O, RST
tR
Rise Time - CLK
tF
Fall Time - CLK
tAA
Clock Low to Data Out Valid
tHD.STA Start Hold Time
200
tSU.STA Start Set-up Time
200
tHD.DAT Data In Hold Time
10
tSU.DAT Data In Set-up Time
100
tSU.STO Stop Set-up Time
200
tDH
Data Out Hold Time
20
tWR
Write Cycle Time (at 25°C)
tWR
Write Cycle Time (-40° to +85°C)
Max
5
4
1
60
1
1
9% x period
9% x period
35
5
7
Units
MHZ
MHZ
MHZ
%
μS
μS
μS
μS
nS
nS
nS
nS
nS
nS
nS
mS
mS
4. Device Operation for Synchronous Protocols
CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin
may change only during SCL low time periods (see Figure 5 on page 7). Data changes
during SCL high periods will indicate a start or stop condition as defined below.
START CONDITION:
A high-to-low transition of SDA with SCL high is a start condition which must precede any
other command (see Figure 6 on page 7).
STOP CONDITION:
A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the
stop command will place the EEPROM in a standby power mode (see Figure 6 on page 7).
ACKNOWLEDGE:
All addresses and data words are serially transmitted to and from the EEPROM in 8-bit
words. The EEPROM sends a zero to acknowledge that it has received each word. This
happens during the ninth clock cycle.
MEMORY RESET:
After an interruption in protocol, power loss or system reset, any 2-wire part can be reset by
following these steps:
1. Clock up to 9 cycles.
2. Look for SDA high in each cycle while SCL is high.
3. Create a start condition.
5
2023KS–SMEM–10/09

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]