ATA6622(2008) データシートの表示（PDF） - Atmel Corporation

部品番号

コンポーネント説明

メーカー

ATA6622
(Rev.:2008)

LIN Bus Transceiver with 3.3V (5V) Regulator and Watchdog

Atmel Corporation 

8. Electrical Characteristics (Continued)

5V < VS < 27V, -40°C < Tj < 150°C, unless otherwise specified. All values refer to GND pins

No. Parameters

Test Conditions

Pin Symbol Min.

Typ.

Max.

8.7

8.8

8.9

8.10

LIN current limitation

VBUS = VBatt_max

Input leakage current at Input leakage current

the receiver including Driver off

pull-up resistor as

specified

VBUS = 0V

VBatt = 12V

Driver off

Leakage current LIN

recessive

8V < VBatt < 18V

8V < VBUS < 18V

VBUS ≥ VBatt

Leakage current when

control unit disconnected

from ground.

Loss of local ground

must not affect

communication in the

GNDDevice = VS

VBatt = 12V

0V < VBUS < 18V

residual network.

LIN

IBUS_LIM

40

120

200

LIN IBUS_PAS_dom

–1

–0.35

LIN IBUS_PAS_rec

15

20

LIN IBUS_NO_gnd

–10

+0.5

+10

8.11

Node has to sustain the

current that can flow

VBatt disconnected

under this condition. Bus VSUP_Device = GND

must remain operational 0V < VBUS < 18V

under this condition.

LIN

IBUS

5

15

9 LIN Bus Receiver

9.1

Center of receiver

threshold

VBUS_CNT =

(Vth_dom + Vth_rec)/2

9.2 Receiver dominant state VEN = 5V

9.3 Receiver recessive state VEN = 5V

9.4

Receiver input

hysteresis

Vhys = Vth_rec – Vth_dom

9.5

Pre_Wake detection LIN

High-level input voltage

LIN

VBUS_CNT

0.475 ×

VS

0.5 ×

VS

0.525 ×

VS

LIN

VBUSdom

0.4 × VS

LIN

VBUSrec 0.6 × VS

LIN

VBUShys

0.028 ×

VS

0.1 × VS

0.175 ×

VS

LIN

VLINH

VS – 1V

VS +

0.3V

9.6

Pre_Wake detection LIN

Low-level input voltage

Activates the LIN receiver

LIN

VLINL

–27

VS –

3.3V

10 Internal Timers

10.1

Dominant time for

wake-up via LIN bus

VLIN = 0V

tbus

30

90

150

Time delay for mode

10.2

change from Fail-safe

into Normal Mode via

EN pin

VEN = 5V

tnorm

5

15

20

Time delay for mode

10.3

change from Normal

Mode to Sleep Mode via

VEN = 0V

EN pin

tsleep

2

7

12

10.4

TXD dominant time-out

timer (ATA6626 disabled)

VTXD

=

0V

tdom

6

13

20

*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Unit

mA

mA

µA

µA

µA

V

V

V

V

V

V

µs

µs

µs

ms

Type*

A

A

A

A

A

A

A

A

A

A

A

A

A

A

A

20 ATA6622/ATA6624/ATA6626

4986F–AUTO–07/08

Share Link: