ATTINY13-10SU データシートの表示（PDF） - Atmel Corporation
部品番号
コンポーネント説明
メーカー
ATTINY13-10SU Datasheet PDF : 176 Pages
| |||
5.4 I/O Memory
The I/O space definition of the ATtiny13 is shown in “Register Summary” on page 156.
All ATtiny13 I/Os and peripherals are placed in the I/O space. All I/O locations may be accessed
by the LD/LDS/LDD and ST/STS/STD instructions, transferring data between the 32 general
purpose working registers and the I/O space. I/O Registers within the address range 0x00 -
0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value
of single bits can be checked by using the SBIS and SBIC instructions. Refer to the instruction
set section for more details. When using the I/O specific commands IN and OUT, the I/O
addresses 0x00 - 0x3F must be used. When addressing I/O Registers as data space using LD
and ST instructions, 0x20 must be added to these addresses.
For compatibility with future devices, reserved bits should be written to zero if accessed.
Reserved I/O memory addresses should never be written.
Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most
other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore
be used on registers containing such Status Flags. The CBI and SBI instructions work with reg-
isters 0x00 to 0x1F only.
The I/O and Peripherals Control Registers are explained in later sections.
5.5 Register Description
5.5.1
EEARL – EEPROM Address Register
Bit
7
6
–
–
Read/Write
R
R
Initial Value
0
0
5
EEAR5
R/W
X
4
EEAR4
R/W
X
3
EEAR3
R/W
X
2
EEAR2
R/W
X
1
EEAR1
R/W
X
0
EEAR0
R/W
X
• Bits 7:6 – Res: Reserved Bits
These bits are reserved bits in the ATtiny13 and will always read as zero.
EEARL
5.5.2
• Bits 5:0 – EEAR[5:0]: EEPROM Address
The EEPROM Address Register – EEARL – specifies the EEPROM address in the 64 bytes
EEPROM space. The EEPROM data bytes are addressed linearly between 0 and 63. The initial
value of EEARL is undefined. A proper value must be written before the EEPROM may be
accessed.
EEDR – EEPROM Data Register
Bit
Read/Write
Initial Value
7
EEDR7
R/W
X
6
EEDR6
R/W
X
5
EEDR5
R/W
X
4
EEDR4
R/W
X
3
EEDR3
R/W
X
2
EEDR2
R/W
X
1
EEDR1
R/W
X
0
EEDR0
R/W
X
EEDR
• Bits 7:0 – EEDR7:0: EEPROM Data
For the EEPROM write operation the EEDR Register contains the data to be written to the
EEPROM in the address given by the EEARL Register. For the EEPROM read operation, the
EEDR contains the data read out from the EEPROM at the address given by EEARL.
20 ATtiny13
2535I–AVR–05/08
Share Link: 