ATTINY861/V データシートの表示（PDF） - Atmel Corporation

部品番号

コンポーネント説明

メーカー

ATTINY861/V

8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash

Atmel Corporation 

5. AVR CPU Core

5.1 Overview

This section discusses the AVR core architecture in general. The main function of the CPU core

is to ensure correct program execution. The CPU must therefore be able to access memories,

perform calculations, control peripherals, and handle interrupts.

Figure 5-1. Block Diagram of the AVR Architecture

Flash

Program

Memory

Instruction

Register

Instruction

Decoder

Control Lines

Program

Counter

Data Bus 8-bit

Status

and Control

32 x 8

General

Purpose

Registrers

ALU

Interrupt

Unit

Watchdog

Timer

Analog

Comparator

Data

SRAM

EEPROM

I/O Module1

I/O Module 2

I/O Module n

I/O Lines

In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with

separate memories and buses for program and data. Instructions in the Program memory are

executed with a single level pipelining. While one instruction is being executed, the next instruc-

tion is pre-fetched from the Program memory. This concept enables instructions to be executed

in every clock cycle. The Program memory is In-System Reprogrammable Flash memory.

The fast-access Register File contains 32 x 8-bit general purpose working registers with a single

clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typ-

ical ALU operation, two operands are output from the Register File, the operation is executed,

and the result is stored back in the Register File – in one clock cycle.

8 ATtiny261/461/861

2588B–AVR–11/06

Share Link: