AS7C33256PFS16A-100TQC データシートの表示（PDF） - Alliance Semiconductor
部品番号
コンポーネント説明
メーカー
AS7C33256PFS16A-100TQC Datasheet PDF : 11 Pages
| |||
AS7C33256PFS16A
AS7C33256PFS18A
®
Synchronous truth table
CE0 CE1 CE2 ADSP ADSC ADV WEn1 OE Address accessed CLK
Operation
DQ
H
X
X
X
L
X
X
X
NA
L to H
Deselect
Hi−Z
L
L
X
L
X
X
X
X
NA
L to H
Deselect
Hi−Z
L
L
X
H
L
X
X
X
NA
L to H
Deselect
Hi−Z
L
X
H
L
X
X
X
X
NA
L to H
Deselect
Hi−Z
L
X
HH
L
X
X
X
NA
L to H
Deselect
Hi−Z
L
H
L
L
X
X
X
L
External
L to H
Begin read
Hi−Z2
L
H
L
L
X
X
X
H
External L to H Begin read
Hi−Z
L
H
L
H
L
X
F
L
External
L to H
Begin read
Hi−Z2
L
H
L
H
L
X
F
H
External L to H Begin read
Hi−Z
X
X
X
H
H
L
F
L
Next
L to H Cont. read
Q
X
X
X
H
H
L
F
H
Next
L to H Cont. read
Hi−Z
X
X
X
H
H
H
F
L
Current L to H Suspend read
Q
X
X
X
H
H
H
F
H
Current L to H Suspend read Hi−Z
H
X
X
X
H
L
F
L
Next
L to H Cont. read
Q
H
X
X
X
H
L
F
H
Next
L to H Cont. read
Hi−Z
H
X
X
X
H
H
F
L
Current L to H Suspend read
Q
H
X
X
X
H
H
F
H
Current L to H Suspend read Hi−Z
L
H
L
H
L
X
T
X
External L to H Begin write
D3
X
X
X
H
H
L
T
X
Next
L to H Cont. write
D
H
X
X
X
H
L
T
X
Next
L to H Cont. write
D
X
X
X
H
H
H
T
X
Current
L to H Suspend write
D
H
X
X
X
H
H
T
X
Current
L to H Suspend write
D
Key: X = Don’t Care, L = Low, H = High.
1See “Write enable truth table” on page 2 for more information.
2Q in flow through mode
3For write operation following a READ, OE must be HIGH before the input data set up time and held HIGH throughout the input hold
time.
Recommended operating conditions
Parameter
Symbol
Min
Nominal
Supply voltage
3.3V I/O supply
voltage
2.5V I/O supply
voltage
Input voltages†
Address and
control pins
I/O pins
Ambient operating temperature
VDD
3.135
3.3
VSS
0.0
0.0
VDDQ
3.135
3.3
VSSQ
0.0
0.0
VDDQ
2.35
2.5
VSSQ
0.0
0.0
VIH
2.0
–
VIL
–0.5*
–
VIH
2.0
–
VIL
–0.5*
–
TA
0
–
* VIL min = –2.0V for pulse width less than 0.2 × tRC.
† Input voltage ranges apply to 3.3V I/O operation. For 2.5V I/O operation, contact factory for input specifications.
Max
Unit
3.6
V
0.0
3.6
V
0.0
2.9
V
0.0
VDD + 0.3
V
0.8
VDDQ + 0.3
V
0.8
70
°C
3/14/01; V.1.0
Alliance Semiconductor
P. 4 of 11
Share Link: 