DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PDM34078SA10QA データシートの表示(PDF) - Paradigm Technology

部品番号
コンポーネント説明
メーカー
PDM34078SA10QA Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
PDM34078
3.3V 32K x 32 Fast CMOS
Synchronous Static RAM
1 with Burst Counter
and Output Register
Features
n Interfaces directly with the x86, Pentium™, 680X0
and PowerPC™ processors
(100, 80, 66, 60, 50 MHz)
n Single 3.3V power supply
n Mode selectable for interleaved or linear burst:
Interleaved for x86 and Pentium
Linear for 680x0 and PowerPC
n High-speed clock cycle times:
10, 12.5, 15, 16.7 and 20 ns
n High-density 32K x 32 architecture with burst
address counter and output register
n Fully registered inputs and outputs for pipelined
operation
n High-output drive: 30 pF at rated TA
n Asynchronous output enable
n Self-timed write cycle
n Separate byte write enables and one global write
enable
n Internal burst read/write address counter
n Internal registers for address, data, controls
n Output data register
n Burst mode selectable
n Sleep mode
n Packages:
100-pin QFP - (Q)
100-pin TQFP - (TQ)
Description
2
The PDM34078 is a 1,048,576 bit synchronous
random access memory organized as 32,768 x 32
3 bits. This device designed with burst mode
capability and interface controls to provide high-
performance in second level cache designs for x86,
Pentium, 680x0, and PowerPC microprocessors.
4 Addresses, write data and all control signals except
output enable are controlled through positive edge-
triggered registers. Write cycles are self-timed and
are also initiated by the rising edge of the clock.
5 Controls are provided to allow burst reads and
writes of up to four words in length. A 2-bit burst
address counter controls the two least-significant
bits of the address during burst reads and writes.
6 The burst address counter selectively uses the 2-bit
counting scheme required by the x86 and Pentium
or 680x0 and PowerPC microprocessors as con-
trolled by the mode pin. Individual write strobes
provide byte write for the four 8-bit bytes of data.
7 An asynchronous output enable simplifies interface
to high-speed buses.
8
9
10
11
12
TM i486, Pentium are trademarks of Intel Corp. PowerPC is a trademark of the International Business Machines Corporation.
Rev 1.0 - 5/01/98
1

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]