DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

VP310GQ1R データシートの表示(PDF) - Mitel Networks

部品番号
コンポーネント説明
メーカー
VP310GQ1R
Mitel
Mitel Networks Mitel
VP310GQ1R Datasheet PDF : 31 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
VP310
PRELIMINARY DATA
1.4.5 The Energy Dispersal (de-scrambler) block, DVB only
Before Reed Solomon encoding in the DVB transmission system, the MPEG2 data stream is
randomised using the configuration shown in Figure 9 below. This is a Pseudo Random Binary
Sequence (PRBS) generator, with the polynomial:
1 + X14 + X15
The PRBS registers are loaded with the initialisation sequence as shown, at the start of the first
transport packet in a group of eight packets. This point is indicated by the inverted sync byte
B8hex. The normal DVB sync byte is 47hex. The data starting with the first byte after the sync byte
is randomised by exclusive-ORing data bits with the PRBS. (The sync bytes themselves are not
randomised).
In the decoder, the process of de-randomising or de-scrambling the data is exactly the same as
described above. The de-scrambler also inverts the sync byte B8hex so that all MPEG output
packets have the same synch byte 47hex.
Initialisation sequence
100101010000000
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
XOR
Figure 9. DVB Energy dispersal conceptual diagram.
1.4.6 Output stage
Transport stream can be output in a byte-serial or bit-serial mode. The output interface consists
of an 8-bit output, output clock, a packet validation level, a packet start pulse and a block error
indicator.
The output clock rate depends on the Symbol rate, QPSK/BPSK choice, convolutional (Viterbi)
coding rate, DVB/DSS choice and byte-parallel or bit-serial output mode. This rate is computed
by VP310 to be very close to the minimum required to output packet data without packet overlap.
Furthermore, the packets at the output of VP310 are as evenly spaced as possible to minimise
packet position movement in the transport layer. The maximum movement in the packet
synchronisation byte position is limited to ± one output clock period.
11

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]