CS61582 データシートの表示（PDF） - Cirrus Logic

部品番号

コンポーネント説明

メーカー

CS61582

Dual T1/E1 Line Interface

Cirrus Logic 

Power Supplies

AGND1, AGND2 : Analog Ground (Pins 21, 23)

Analog supply ground pins.

AV+ : Analog Power Supply (Pin 24)

Analog supply pin for the internal bandgap reference and timing generation circuits.

BGREF : Bandgap Reference (Pin 22)

This pin is used by the internal bandgap reference and must be connected to ground

by a 4.99kΩ ± 1% resistor to provide an internal current reference.

DGND1, DGND2, DGND3 : Digital Ground (Pins 57, 9, 55)

Power supply ground pins for the digital circuitry of both channels.

DV+ : Power Supply (Pin 56)

Power supply pin for the digital circuitry of both channels.

RGND1, RGND2 : Receiver Ground (Pins 20, 29)

Power supply ground pins for the receiver circuitry.

RV+1, RV+2 : Receiver Power Supply (Pins 19, 30)

Power supply pins for the analog receiver circuitry.

TGND1, TGND2 : Transmit Ground (Pins 13, 36)

Power supply ground pins for the transmitter circuitry.

TV+1, TV+2 : Transmit Power Supply (Pins 12, 37)

Power supply pins for the analog transmitter circuitry.

T1/E1 Data

RCLK1, RCLK2 : Receive Clock (Pins 1, 48)

RPOS1, RPOS2 : Receive Positive Data (Pins 2, 47)

RNEG1, RNEG2 : Receive Negative Data (Pins 3, 46)

The receiver recovered clock and NRZ digital data from RTIP and RRING is output on these

pins. The CLKE pin determines the clock edge on which RPOS and RNEG are stable and valid

as shown in Table 2. A positive pulse (with respect to ground) received on RTIP generates a

logic 1 on RPOS, and a positive pulse received on RRING generates a logic 1 on RNEG.

RTIP1, RTIP2 : Receive Tip (Pins 17, 32)

RRING1, RRING2 : Receive Ring (Pins 18, 31)

The receive AMI signal from the line interface is input on these pins. The recovered clock and

data are output on RCLK, RPOS, and RNEG.

TTIP1, TTIP2 : Transmit Tip (Pins 11, 38)

TRING1, TRING2 : Transmit Ring (Pins 14, 35)

The transmit AMI signal to the line interface is output on these pins. The transmit clock and

data are input from TCLK, TPOS, and TNEG.

22

DS224PP1

Share Link: