CS7620 データシートの表示（PDF） - Cirrus Logic

部品番号

コンポーネント説明

メーカー

CS7620

CCD Imager Analog Processor

Cirrus Logic 

CS7620

LIST OF FIGURES

Figure 1. SEN Timing ......................................................................................................................... 7

Figure 2. Serial Write Timing.............................................................................................................. 7

Figure 3. Read Data Timing ............................................................................................................... 7

Figure 4. Digital Camera Block Diagram ............................................................................................ 8

Figure 5. CS7620 Block Diagram....................................................................................................... 8

Figure 6. Idealized CCD output waveform ......................................................................................... 9

Figure 7. Transfer function of VGA circuit (assuming full scale level of 1.07V)................................ 10

Figure 8. Block diagram of CDS/VGA circuit.................................................................................... 10

Figure 9. Idealized timing diagram of VGA/CDS circuit.................................................................... 11

Figure 10. Black level adjustment loop............................................................................................. 11

Figure 11. Transfer function of Vin to Gain Adjust output Block (assuming full scale level of 1.07V)13

Figure 12. Gain Adjust output Block................................................................................................. 13

Figure 13. 13-to-10 bit compander ................................................................................................... 15

Figure 14. CS7620 output data and clocks ...................................................................................... 15

Figure 15. CS7620 output data and clocks ...................................................................................... 16

Figure 16. Picture Signal Timing ...................................................................................................... 16

Figure 17. Signal Timing for Horizontal Only Mode.......................................................................... 17

Figure 18. Signal Timing for Slave Mode ......................................................................................... 17

Figure 19. Detailed Signal Timing Showing Internal Clock Phases ................................................. 18

Figure 20. Default Timing of Horizontal Signals to the CCD ............................................................ 18

Figure 21. High Resolution Mode..................................................................................................... 20

Figure 22. Low Resolution Mode...................................................................................................... 20

Figure 23. Typical Connection Diagram Using Vertical and Horizontal Timing Mode...................... 22

Figure 24. Typical Connection Diagram Using Horizontal Only Timing Mode ................................. 23

Figure 25. Typical Connection Diagram Using Slave Mode............................................................. 24

Figure 26. Transfer Function of Analog Input to Digital Output (assuming full scale level of 1.07V) 36

Figure 27. Transfer Function of ADC with Fixed Gain Settings (assuming full scale level of 1.07V) 37

Figure 28. Typical CCD Pixel Arrangement ..................................................................................... 41

Figure 29. 2 million pixel IBM CCD (5:1 reduction) .......................................................................... 46

Figure 30. 2 million pixel IBM CCD (5:1 reduction) RGB pattern ..................................................... 46

Figure 31. 1.3 million pixel IBM CCD (8:2 reduction) ....................................................................... 46

Figure 32. 1.3 million pixel IBM CCD (4:1 reduction) RGB pattern .................................................. 46

Figure 33. Vertical Timing Division for Low Resolution Mode .......................................................... 46

LIST OF TABLES

Table 1. Companding Operational Control....................................................................................... 14

Table 2. Default Phases for Horizontal Signal Edges ...................................................................... 18

Table 3. Different Resolution Operating Modes ............................................................................... 19

Table 4. General Purpose DAC specifications ................................................................................. 20

Table 5. IBM35CCD2PIX1 ............................................................................................................... 25

Table 6. IBM35CCD13PIX ............................................................................................................... 25

Table 7. Register Description ........................................................................................................... 25

Table 8. Different Resolution Operating Modes ............................................................................... 30

Table 9. Full Scale Level Choices .................................................................................................... 32

Table 10. Offset Range .................................................................................................................... 32

Table 11. Black Loop Time Constant ............................................................................................... 33

4

DS301PP2

Share Link: