CY14B101L データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
メーカー
CY14B101L Datasheet PDF : 18 Pages
| |||
CY14B101L
SRAM Write Cycle
Parameter
Cypress
Parameter
Alt
tWC
tPWE
tSCE
tSD
tHD
tAW
tSA
tHA
tHZWE [9,11]
tLZWE [9]
tAVAV
tWLWH, tWLEH
tELWH, tELEH
tDVWH, tDVEH
tWHDX, tEHDX
tAVWH, tAVEH
tAVWL, tAVEL
tWHAX, tEHAX
tWLQZ
tWHQX
Switching Waveforms
ADDRESS
CE
WE
Description
Write Cycle Time
Write Pulse Width
Chip Enable To End of Write
Data Setup to End of Write
Data Hold After End of Write
Address Setup to End of Write
Address Setup to Start of Write
Address Hold After End of Write
Write Enable to Output Disable
Output Active After End of Write
25 ns
Min Max
25
20
20
10
0
20
0
0
10
3
35 ns
Min Max
35
25
25
12
0
25
0
0
13
3
Figure 7. SRAM Write Cycle 1: WE Controlled [11, 12]
tWC
tSCE
tHA
tAW
tSA
tPWE
45 ns
Unit
Min Max
45
ns
30
ns
30
ns
15
ns
0
ns
30
ns
0
ns
0
ns
15 ns
3
ns
DATA IN
DATA OUT
ADDRESS
PREVIOUS DATA
tHZWE
tSD
DATA VALID
HIGH IMPEDANCE
tHD
tLZWE
Figure 8. SRAM Write Cycle 2: CE and OE Controlled [11, 12]
tWC
tSA
tSCE
tHA
CE
WE
DATA IN
tAW
tPWE
tSD
tHD
DATA VALID
DATA OUT
HIGH IMPEDANCE
Notes
11. If WE is Low when CE goes Low, the outputs remain in the high impedance state.
12. CE or WE must be greater than VIH during address transitions.
Document Number: 001-06400 Rev. *J
Page 10 of 18
[+] Feedback
Share Link: 