CY14B256L データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
メーカー
CY14B256L Datasheet PDF : 18 Pages
| |||
Pin Configurations
Figure 1. Pin Diagram - 32-Pin SOIC and 48-Pin SSOP
CY14B256L
Pin Definitions
Pin Name
A0–A14
DQ0-DQ7
WE
CE
OE
VSS
VCC
HSB
VCAP
NC
Alt
IO Type
Description
Input
Address Inputs. Used to select one of the 32,768 bytes of the nvSRAM.
Input or Output Bidirectional Data IO Lines. Used as input or output lines depending on operation.
W
Input
Write Enable Input, Active LOW. When the chip is enabled and WE is LOW, data on the IO
pins is written to the specific address location.
E
Input
Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
G
Input
Output Enable, Active LOW. The active LOW OE input enables the data output buffers during
read cycles. Deasserting OE HIGH causes the IO pins to tri-state.
Ground Ground for the Device. The device is connected to ground of the system.
Power Supply Power Supply Inputs to the Device.
Input or Output Hardware Store Busy (HSB). When LOW, this output indicates a Hardware Store is in progress.
When pulled low external to the chip, it initiates a nonvolatile STORE operation. A weak internal
pull up resistor keeps this pin high if not connected (connection optional).
Power Supply AutoStore Capacitor. Supplies power to nvSRAM during power loss to store data from SRAM
to nonvolatile elements.
No Connect No Connect. This pin is not connected to the die.
Document Number: 001-06422 Rev. *H
Page 2 of 18
[+] Feedback
Share Link: 