CY7C0430BV-133BGI(2006) データシートの表示（PDF） - Cypress Semiconductor

部品番号

コンポーネント説明

メーカー

CY7C0430BV-133BGI
(Rev.:2006)

10 Gb/s 3.3V QuadPort™ DSE Family

Cypress Semiconductor 

Test Clock

TCK

Test Mode Select

TMS

Test Data-In

TDI

tTH

tTL

tTMSS

tTDIS

tTMSH

tTDIH

Test Data-Out

TDO

Switching Waveforms

Master Reset[10]

CLK

tCH2

tCYC2

tCL2

tTDOX

tTDOV

MRST

ALL

tRSF

ADDRESS/

DATA

LINES

ALL

OTHER

INPUTS

TMS[11]

CNTINT

tRS

tRSR

INACTIVE

tS

ACTIVE

INT

TDO

Notes:

10. tS is the set-up time required for all input control signals.

11. To Reset the test port without resetting the device, TMS must be held low for five clock cycles.

tTCYC

CY7C0430BV

CY7C0430CV

Document #: 38-06027 Rev. *B

Page 12 of 37

Share Link: