CY7C0430BV-133BGI(2006) データシートの表示（PDF） - Cypress Semiconductor

部品番号

コンポーネント説明

メーカー

CY7C0430BV-133BGI
(Rev.:2006)

10 Gb/s 3.3V QuadPort™ DSE Family

Cypress Semiconductor 

Switching Waveforms (continued)

Counter Reset [21, 26, 27]

tCYC2

tCH2

tCL2

CLK

ADDRESS

INTERNAL

AX

ADDRESS

R/W

CNTLD

A0

tSW tHW

CY7C0430BV

CY7C0430CV

tSA tHA

An

A1

An+1

An

An+1

tSCLD

tHCLD

CNTINC

tSCRST

CNTRST

DATAIN

tHCRST

tSD tHD

D0

DATAOUT

Q0

Counter

Reset

Write

Address 0

Read

Address 0

Read

Address 1

Notes:

26. CE0 = LB = UB = VIL; CE1 = MRST = MKLD = MKRD = CNTRD = VIH.

27. No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.

Q1

Read

Address n

An+2

Qn

Document #: 38-06027 Rev. *B

Page 17 of 37

Share Link: