CY7C0430CV データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
メーカー
CY7C0430CV Datasheet PDF : 37 Pages
| |||
CY7C0430BV
CY7C0430CV
Switching Characteristics Over the Industrial Operating Range [6]
CY7C0430BV and CY7C0430CV
–133
–100
Parameter
Description
Min.
Max.
Min.
Max.
Unit
fMAX2[7]
tCYC2[7]
Maximum Frequency
Clock Cycle Time
133
100
MHz
7.5
10
ns
tCH2
Clock HIGH Time
3
4
ns
tCL2
Clock LOW Time
3
4
ns
tR
Clock Rise Time
2
3
ns
tF
Clock Fall Time
2
3
ns
tSA
Address Set-up Time
2.3
3
ns
tHA
Address Hold Time
0.7
0.7
ns
tSC
Chip Enable Set-up Time
2.3
3
ns
tHC
Chip Enable Hold Time
0.7
0.7
ns
tSW
R/W Set-up Time
2.3
3
ns
tHW
R/W Hold Time
0.7
0.7
ns
tSD
Input Data Set-up Time
2.3
3
ns
tHD
Input Data Hold Time
0.7
0.7
ns
tSB
Byte Set-up Time
2.3
3
ns
tHB
Byte Hold Time
0.7
0.7
ns
tSCLD
CNTLD Set-up Time
2.3
3
ns
tHCLD
CNTLD Hold Time
0.7
0.7
ns
tSCINC
CNTINC Set-up Time
2.3
3
ns
tHCINC
CNTINC Hold Time
0.7
0.7
ns
tSCRST
CNTRST Set-up Time
2.3
3
ns
tHCRST
CNTRST Hold Time
0.7
0.7
ns
tSCRD
CNTRD Set-up Time
2.3
3
ns
tHCRD
CNTRD Hold Time
0.7
0.7
ns
tSMLD
MKLD Set-up Time
2.3
3
ns
tHMLD
MKLD Hold Time
0.7
0.7
ns
tSMRD
MKRD Set-up Time
2.3
3
ns
tHMRD
MKRD Hold Time
0.7
0.7
ns
tOE
tOLZ[8]
tOHZ[8]
Output Enable to Data Valid
OE to Low-Z
OE to High-Z
6.5
1
1
1
6
1
8
ns
ns
7
ns
tCD2
Clock to Data Valid
4.2
5
ns
tCA2
Clock to Counter Address Readback Valid
4.7
5
ns
tCM2
Clock to Mask Register Readback Valid
4.7
5
ns
tDC
tCKHZ[9]
Data Output Hold After Clock HIGH
Clock HIGH to Output High-Z
1
1
ns
1
4.8
1
6.8
ns
Notes:
6. If data is simultaneously written and read to the same address location and tCCS is violated, the data read from the address, as well as the subsequent data
remaining in the address is undefined.
7. fMAX2 for commercial is 135 MHz. tCYC2 Min. for commercial is 7.4 ns.
8. This parameter is guaranteed by design, but it is not production tested.
9. Valid for both address and data outputs.
Document #: 38-06027 Rev. *B
Page 10 of 37
Share Link: 