DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CY8C3865AXI-018(2011_03) データシートの表示(PDF) - Cypress Semiconductor

部品番号
コンポーネント説明
メーカー
CY8C3865AXI-018
(Rev.:2011_03)
Cypress
Cypress Semiconductor Cypress
CY8C3865AXI-018 Datasheet PDF : 129 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
PSoC® 3: CY8C38 Family
Data Sheet
1. Architectural Overview
Introducing the CY8C38 family of ultra low-power, flash Programmable System-on-Chip (PSoC®) devices, part of a scalable 8-bit
PSoC 3 and 32-bit PSoC 5 platform. The CY8C38 family provides configurable blocks of analog, digital, and interconnect circuitry
around a CPU subsystem. The combination of a CPU with a flexible analog subsystem, digital subsystem, routing, and I/O enables
a high level of integration in a wide variety of consumer, industrial, and medical applications.
Figure 1-1. Simplified Block Diagram
4 to 25 MHz
(Optional)
32.768 KHz
( Optional)
System Wide
Resources
Xtal
Osc
IMO
RTC
Timer
WDT
and
Wake
ILO
Digital Interconnect
Analog Interconnect
Digital System
Universal Digital Block Array ( 24x UDB)
8-bit
Quadrature Decoder
Timer
UDB
UDB
16-bit
PWM
UDB
16-bit PRS
UDB
UDB
UDB
UDB
I 2C Slave
UDB
UDB
8-bit SPI
UDB
UDB
UART
UDB
UDB
12-bit SPI
UDB
UDB
8-bit
Timer
Logic
UDB
UDB
UDB
Logic
UDB
12- bit PWM
UDB
UDB
UDB
UDB
UDB
CAN
2.0
4x
Timer
Counter
PWM
I2C
Master/
Slave
FS USB
2.0
System Bus
Memory System
EEPROM
SRAM
CPU System
8051 or
Cortex M3CPU
Interrupt
Controller
EMIF
FLASH
PHUB
DMA
Program &
Debug
Program
Debug &
Trace
Boundary
Scan
USB
PHY
22 Ω
Clocking System
Power Management
System
POR and
LVD
Sleep
Power
1.8V LDO
SMP
LCD Direct
Drive
Digital
Filter
Block
4 x SC/CT Blocks
(TIA, PGA, Mixer etc)
Temperature
Sensor
CapSense
4 x DAC
Analog System
ADC
1x
Del Sig
ADC
+
4x
Opamp
-
+
4x
CMP
-
3 per
Opamp
0 .5 V to 5.5 V
( Optiona)l
Figure 1-1 illustrates the major components of the CY8C38
family. They are:
„ 8051 CPU subsystem
„ Nonvolatile subsystem
„ Programming, debug, and test subsystem
„ Inputs and outputs
„ Clocking
„ Power
„ Digital subsystem
„ Analog subsystem
Document Number: 001-11729 Rev. *R
PSoC’s digital subsystem provides half of its unique
configurability. It connects a digital signal from any peripheral to
any pin through the digital system interconnect (DSI). It also
provides functional flexibility through an array of small, fast,
low-power UDBs. PSoC Creator provides a library of prebuilt and
tested standard digital peripherals (UART, SPI, LIN, PRS, CRC,
timer, counter, PWM, AND, OR, and so on) that are mapped to
the UDB array. You can also easily create a digital circuit using
boolean primitives by means of graphical design entry. Each
UDB contains programmable array logic (PAL)/programmable
logic device (PLD) functionality, together with a small state
machine engine to support a wide variety of peripherals.
In addition to the flexibility of the UDB array, PSoC also provides
configurable digital blocks targeted at specific functions. For the
CY8C38 family these blocks can include four 16-bit timers,
counters, and PWM blocks; I2C slave, master, and multimaster;
FS USB; and Full CAN 2.0b.
Page 3 of 129
[+] Feedback

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]