CYRF69213 データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
メーカー
CYRF69213 Datasheet PDF : 86 Pages
| |||
CYRF69213
Contents
Applications ...................................................................... 4
Functional Description ..................................................... 4
Functional Overview ........................................................ 4
2.4 GHz Radio Function .............................................. 4
Data Transmission Modes ........................................... 4
USB Microcontroller Function ...................................... 4
Pin Configurations ........................................................... 5
Pin Definitions .................................................................. 6
PRoC LP Functional Overview ........................................ 7
DDR Mode ................................................................... 7
SDR Mode ................................................................... 8
Functional Block Overview .............................................. 9
2.4 GHz Radio ............................................................. 9
Frequency Synthesizer ................................................ 9
Baseband and Framer ................................................. 9
Packet Buffers ........................................................... 10
Auto Transaction Sequencer (ATS) .......................... 10
Interrupts ................................................................... 10
Clocks ........................................................................ 10
GPIO Interface .......................................................... 11
Power On Reset/Low Voltage Detect ........................ 11
Power Management .................................................. 11
Timers ....................................................................... 11
USB Interface ............................................................ 11
Low Noise Amplifier (LNA) and
Received Signal Strength Indication (RSSI) ..................... 11
SPI Interface .................................................................... 12
3-Wire SPI Interface .................................................. 12
4-Wire SPI Interface .................................................. 12
SPI Communication and Transactions ...................... 12
SPI I/O Voltage References ...................................... 13
SPI Connects to External Devices ............................ 13
CPU Architecture ............................................................ 13
CPU Registers ................................................................. 14
Flags Register ........................................................... 14
Accumulator Register ................................................ 14
Index Register ........................................................... 15
Stack Pointer Register ............................................... 15
CPU Program Counter High Register ....................... 15
CPU Program Counter Low Register ........................ 15
Addressing Modes ......................................................... 16
Source Immediate ..................................................... 16
Source Direct ............................................................. 16
Source Indexed ......................................................... 16
Destination Direct ...................................................... 16
Destination Indexed ................................................... 17
Destination Direct Source Immediate ........................ 17
Destination Indexed Source Immediate .................... 17
Source Indirect Post Increment ................................. 18
Destination Indirect Post Increment .......................... 18
Instruction Set Summary ............................................... 19
Document Number: 001-07552 Rev. *H
Memory Organization ..................................................... 20
Flash Program Memory Organization ....................... 20
Data Memory Organization ....................................... 21
Flash .......................................................................... 21
SROM ........................................................................ 21
SROM Function Descriptions .................................... 22
SROM Table Read Description ...................................... 25
Clocking .......................................................................... 26
Clock Architecture Description .................................. 27
CPU Clock During Sleep Mode ................................. 33
Reset ................................................................................ 33
Power on Reset ............................................................... 35
Watchdog Timer Reset .............................................. 35
Sleep Mode ...................................................................... 35
Sleep Sequence ........................................................ 35
Wakeup Sequence .................................................... 36
Low Voltage Detect Control ........................................... 38
POR Compare State ................................................. 38
ECO Trim Register .................................................... 39
General-Purpose I/O Ports ............................................. 39
Port Data Registers ................................................... 39
GPIO Port Configuration ........................................... 40
GPIO Configurations for Low Power Mode: .............. 45
Serial Peripheral Interface (SPI) .................................... 46
SPI Data Register ...................................................... 47
SPI Configure Register ............................................. 47
Timer Registers .............................................................. 49
Registers ................................................................... 49
Interrupt Controller ......................................................... 52
Architectural Description ........................................... 52
Interrupt Processing .................................................. 53
Interrupt Latency ....................................................... 53
Interrupt Registers ..................................................... 53
USB Transceiver ............................................................. 57
USB Transceiver Configuration ................................. 57
VREG Control ............................................................ 57
USB Serial Interface Engine (SIE) ................................. 58
USB Device ..................................................................... 58
Endpoint 0 Mode ....................................................... 60
Endpoint Data Buffers ............................................... 61
USB Mode Tables ........................................................... 63
Mode Column ............................................................ 63
Encoding Column ...................................................... 63
SETUP, IN, and OUT Columns ................................. 63
Details of Mode for Differing Traffic Conditions .......... 64
Register Summary .......................................................... 67
Radio Function Register Descriptions ......................... 70
Absolute Maximum Ratings .......................................... 71
DC Characteristics ......................................................... 71
RF Characteristics .......................................................... 74
AC Test Loads and Waveforms for Digital Pins .......... 75
AC Electrical Characteristics ........................................ 76
Ordering Information ...................................................... 82
Ordering Code Definitions ......................................... 82
Package Diagram ............................................................ 83
Page 2 of 86
Share Link: 