CYS25G0101DX-ATC データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
メーカー
CYS25G0101DX-ATC Datasheet PDF : 17 Pages
| |||
CYS25G0101DX
AC Specifications
Table 6. AC Specifications—Parallel Interface
Parameter
tTS
tTXCLKI
tTXCLKID
tTXCLKIR
tTXCLKIF
tTXDS
tTXDH
tTOS
tTXCLKO
tTXCLKOD
tTXCLKOR
tTXCLKOF
tRS
tRXCLK
tRXCLKD
tRXCLKR
tRXCLKF
tRXDS
tRXDH
tRXPD
Description
TXCLKI Frequency (must be frequency coherent to REFCLK)
TXCLKI Period
TXCLKI Duty Cycle
TXCLKi Rise Time
TXCLKi Fall Time
Write Data Setup to ↑ of TXCLKI
Write Data Hold from ↑ of TXCLKI
TXCLKO Frequency
TXCLKO Period
TXCLKO Duty Cycle
TXCLKO Rise Time
TXCLKO Fall Time
RXCLK Frequency
RXCLK Period
RXCLK Duty Cycle
RXCLK Rise Time[6]
RXCLK Fall Time[6]
Recovered Data Setup with reference to ↑ of RXCLK
Recovered Data Hold with reference to ↑ of RXCLK
Valid Propagation Delay
Min
154.5
6.38
40
0.3
0.3
1.5
0.5
154.5
6.38
43
0.3
0.3
154.5
6.38
43
0.3
0.3
2.2
2.2
–1.0
Max
156.5
6.47
60
1.5
1.5
156.5
6.47
57
1.5
1.5
156.5
6.47
57
1.5
1.5
1.0
Unit
MHz
ns
%
ns
ns
ns
ns
MHz
ns
%
ns
ns
MHz
ns
%
ns
ns
ns
ns
ns
Table 7. AC Specifications—REFCLK
The AC Specifications—REFCLK follow. [7]
Parameter
tREF
tREFP
tREFD
tREFT
tREFR
tREFF
Description
REFCLK Input Frequency
REFCLK Period
REFCLK Duty Cycle
REFCLK Frequency Tolerance — (relative to received serial data)[8]
REFCLK Rise Time
REFCLK Fall Time
Min
154.5
6.38
35
–100
0.3
0.3
Max
156.5
6.47
65
+100
1.5
1.5
Unit
MHz
ns
%
ppm
ns
ns
Table 8. AC Specifications–CML Serial Outputs
Parameter
tRISE
tFALL
Description
CML Output Rise Time (20–80%, 100Ω balanced load)
CML Output Fall Time (80–20%, 100Ω balanced load)
Min Typical Max
Unit
60
170
ps
60
170
ps
Notes
6. RXCLk rise time and fall times are measured at the 20 to 80 percentile region of the rising and falling edge of the clock signal.
7. The 155.52 MHz Reference Clock Phase Noise Limits for the CYS25G0101DX are shown in Figure 6.
8. +20 ppm is required to meet the SONET output frequency specification.
Document Number: 38-02009 Rev. *K
Page 11 of 17
Share Link: 