NX29F010-45PL データシートの表示（PDF） - NexFlash -> Winbond Electronics

部品番号

コンポーネント説明

メーカー

NX29F010-45PL

1M-BIT (128K x 8-bit) CMOS, 5.0V Only ULTRA-FAST SECTORED FLASH MEMORY

NexFlash -> Winbond Electronics 

NX29F010

START

EMBEDDED

ERASE

ALGORITHM

IN PROGRESS

WRITE ERASE

COMMAND

SEQUENCE

DATA POLL

FROM

SYSTEM

NO

DATA = FFH?

YES

ERASURE

COMPLETE

Figure 6. Erase Operation

Notes:

1. For Erase Command Sequence. See Command Definitions

table.

2. See "DQ3: Sector Erase Timer" for more information.

After the command sequence is written, a sector erase

time-out of 50 µs begins. During the time-out period, addi-

tional sector addresses and sector erase commands may

be written. Loading the sector erase buffer may be done in

any sequence, and the number of sectors may be from one

sector to all sectors. The time between these additional

cycles must be less than 50 µs, otherwise the last address

and command might not be accepted, and erasure may

begin. It is recommended that processor interrupts be

disabled during this time to ensure all commands are

accepted. The interrupts can be re-enabled after the last

Sector Erase command is written. If the time between

additional sector erase commands can be assumed to be

less than 50 µs, the system need not monitor DQ3. Any

command during the time-out period resets the device to

reading array data. The system must rewrite the command

sequence and any additional sector addresses and

commands.

The system can monitor DQ3 to determine if the sector

erase timer has timed out. (See the "DQ3: Sector Erase

Timer" section.) The time-out begins from the rising edge of

the final WE pulse in the command sequence.

Once the sector erase operation has begun, all other

commands are ignored.

When the embedded erase algorithm is complete, the

device returns to reading array data and addresses are no

longer latched. The system can determine the status of the

erase operation by using DQ7 or DQ6. Refer to

"Write Operation Status" for information on these status bits.

Figure 6 illustrates the algorithm for the erase operation.

Refer to the Erase/Program Operations tables in the "AC

Characteristics" section for parameters, and to the Sector

Erase Operations Timing diagram for timing waveforms.

NexFlash Technologies, Inc.

9

NXPF001F-0600

06/22/00 ©

Share Link: