DM74LS85ASJX データシートの表示（PDF） - Fairchild Semiconductor

部品番号

コンポーネント説明

メーカー

DM74LS85ASJX

Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

Fairchild Semiconductor 

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol

Parameter

Conditions

Typ

Min

Max

(Note 7)

Units

VI

Input Clamp Voltage

VOH

HIGH Level

Output Voltage

VOL

LOW Level

Output Voltage

II

Input Current @ Max

Input Voltage

VCC = Min, II = −18 mA

VCC = Min, IOH = Max

VIL = Max, VIH = Min

VCC = Min, IOL = Max

VIL = Max, VIH = Min

IOL = 4 mA, VCC = Min

VCC = Max

VI = 7V

Data

Clock

Preset

−1.5

V

2.7

3.4

V

0.35

0.5

V

0.25

0.4

0.1

0.1

mA

0.2

Clear

0.2

IIH

HIGH Level

Input Current

VCC = Max

VI = 2.7V

Data

Clock

Clear

20

20

µA

40

Preset

40

IIL

LOW Level

Input Current

VCC = Max

VI = 0.4V

Data

Clock

Preset

−0.4

−0.4

mA

−0.8

Clear

−0.8

IOS

Short Circuit Output Current

ICC

Supply Current

Note 7: All typicals are at VCC = 5V, TA = 25°C.

VCC = Max (Note 8)

VCC = Max (Note 9)

−20

−100

mA

4

8

mA

Note 8: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs,

where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where VO = 2.125V with the minimum

and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 9: With all outputs OPEN, ICC is measured with CLOCK grounded after setting the Q and Q outputs HIGH in turn.

Switching Characteristics

at VCC = 5V and TA = 25°C

Symbol

Parameter

From (Input)

To (Output)

fMAX

tPLH

tPHL

tPLH

tPHL

tPLH

tPHL

Maximum Clock Frequency

Propagation Delay Time

LOW-to-HIGH Level Output

Propagation Delay Time

HIGH-to-LOW Level Output

Propagation Delay Time

LOW-to-HIGH Level Output

Propagation Delay Time

HIGH-to-LOW Level Output

Propagation Delay Time

LOW-to-HIGH Level Output

Propagation Delay Time

HIGH-to-LOW Level Output

Clock to Q or Q

Clock to Q or Q

Preset to Q

Preset to Q

Clear to Q

Clear to Q

RL = 2 kΩ

CL = 15 pF

CL = 50 pF

Min

Max

Min

Max

25

20

25

35

30

35

25

35

30

35

25

35

30

35

Units

MHz

ns

ns

ns

ns

ns

ns

3

www.fairchildsemi.com

Share Link: