DS21Q44
15. HDLC CONTROLLER FOR THE SA BITS OR DS0 ................................................................. 59
15.1 GENERAL OVERVIEW........................................................................................................... 59
15.2 HDLC STATUS REGISTERS .................................................................................................. 60
15.3 BASIC OPERATION DETAILS............................................................................................... 61
15.4 HDLC REGISTER DESCRIPTION.......................................................................................... 62
16. INTERLEAVED PCM BUS OPERATION ................................................................................... 69
17. JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT .......................... 72
17.1 DESCRIPTION.......................................................................................................................... 72
17.2 TAP CONTROLLER STATE MACHINE................................................................................ 73
17.3 INSTRUCTION REGISTER AND INSTRUCTIONS ............................................................. 75
17.4 TEST REGISTERS.................................................................................................................... 77
18. TIMING DIAGRAMS...................................................................................................................... 82
19. OPERATING PARAMETERS ...................................................................................................... 92
20. 128-PIN TQFP PACKAGE SPECIFICATIONS ........................................................................ 105
5 of 105