DS21Q59 データシートの表示（PDF） - Maxim Integrated

部品番号

コンポーネント説明

メーカー

DS21Q59

E1 Quad Transceiver

Maxim Integrated 

DS21Q59 Quad E1 Transceiver

4. PIN DESCRIPTION

Table 4-A. Pin Description (Sorted by Function)

NAME

PIN

PARALLEL

SERIAL PORT TYPE

PORT ENABLED

ENABLED

FUNCTION

[SERIAL PORT MODE IN BRACKETS]

71

4/8/16MCK

45

A0

46

A1

47

A2

48

A3

49

A4

70

AJACKI

69

AJACKO

50

ALE (AS)/A5

96

BTS0

97

BTS1

98

CS

19

D0/AD0

20

D1/AD1

21

D2/AD2

22

D3/AD3

23

D4/AD4

24

D5/AD5

25

D6/AD6

44

D7/AD7

84

DVDD1

59

DVDD2

34

DVDD3

9

DVDD4

83

DVSS1

58

DVSS2

33

DVSS3

8

DVSS4

94

INT

73

MCLK

61

OUTA1

36

OUTA2

11

OUTA3

86

OUTA4

60

OUTB1

35

OUTB2

10

OUTB3

85

OUTB4

95

PBTS

75

RD (DS)

72

REFCLK

67

RRING1

42

RRING2

17

RRING3

92

RRING4

63

RSER1

38

RSER2

13

RSER3

88

RSER4

64

RSYNC1

39

RSYNC2

14

RSYNC3

—

ICES

OCES

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

SDO

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

—

SCLK

—

—

—

—

—

—

—

—

—

—

—

—

O 4.096MHz, 8.192MHz, or 16.384MHz Clock

I

Address Bus Bit 0/Serial Port [Input-Clock Edge Select]

I

Address Bus Bit 1/Serial Port [Output-Clock Edge Select]

I

Address Bus Bit 2

I

Address Bus Bit 3

I

Address Bus Bit 4

I

Alternate Jitter Attenuator Clock Input

O Alternate Jitter Attenuator Clock Output

I

Address Latch Enable/Address Bus Bit 5

Bus Type Select 0

Bus Type Select 1

I

Chip Select

I/O Data Bus Bit 0/Address/Data Bus Bit 0

I/O Data Bus Bit 1/Address/Data Bus Bit 1

I/O Data Bus Bit 2/Address/Data Bus Bit 2

I/O Data Bus Bit 3/Address/Data Bus Bit 3

I/O Data Bus Bit 4/Address/Data Bus Bit 4

I/O Data Bus Bit 5/Address/Data Bus Bit 5

I/O Data Bus Bit 6/Address/Data Bus Bit 6

I/O Data Bus Bit 7/Address/Data Bus Bit 7 [Serial Data Output]

— Digital Positive Supply

— Digital Positive Supply

— Digital Positive Supply

— Digital Positive Supply

— Digital Signal Ground

— Digital Signal Ground

— Digital Signal Ground

— Digital Signal Ground

O Interrupt

I

Master Clock Input

O User-Selectable Output A

O User-Selectable Output A

O User-Selectable Output A

O User-Selectable Output A

O User-Selectable Output B

O User-Selectable Output B

O User-Selectable Output B

O User-Selectable Output B

I

Parallel Bus Type Select

I

Read Input (Data Strobe) [Serial Port Clock]

I/O Reference Clock

I

Receive Analog Ring Input

I

Receive Analog Ring Input

I

Receive Analog Ring Input

I

Receive Analog Ring Input

O Receive Serial Data

O Receive Serial Data

O Receive Serial Data

O Receive Serial Data

I/O Receive Sync

I/O Receive Sync

I/O Receive Sync

8 of 76

Share Link: