MAX7000B データシートの表示（PDF） - Altera Corporation

部品番号

コンポーネント説明

メーカー

MAX7000B

Programmable Logic Device

Altera Corporation 

MAX 7000B Programmable Logic Device Data Sheet

Table 3. MAX 7000B Maximum User I/O Pins Note (1)

Device

44-Pin

PLCC

44-Pin

TQFP

48-Pin

TQFP

(2)

49-Pin

0.8-mm

Ultra

FineLine

BGA (3)

100-

Pin

TQFP

100-Pin

FineLine

BGA (4)

144-

Pin

TQFP

169-Pin

0.8-mm

Ultra

FineLine

BGA (3)

208-

Pin

PQFP

256- 256-Pin

Pin FineLine

BGA BGA (4)

EPM7032B 36

36

36

36

EPM7064B 36

36

40

41

68

68

EPM7128B

41

84

84

100 100

100

EPM7256B

84

120 141 164

164

EPM7512B

120 141 176 212 212

Notes:

(1) When the IEEE Std. 1149.1 (JTAG) interface is used for in-system programming or boundary-scan testing, four I/O

pins become JTAG pins.

(2) Contact Altera for up-to-date information on available device package options.

(3) All 0.8-mm Ultra FineLine BGA packages are footprint-compatible via the SameFrameTM pin-out feature. Therefore,

designers can design a board to support a variety of devices, providing a flexible migration path across densities

and pin counts. Device migration is fully supported by Altera development tools. See “SameFrame Pin-Outs” on

page 14 for more details.

(4) All FineLine BGA packages are footprint-compatible via the SameFrame pin-out feature. Therefore, designers can

design a board to support a variety of devices, providing a flexible migration path across densities and pin counts.

Device migration is fully supported by Altera development tools. See “SameFrame Pin-Outs” on page 14 for more

details.

MAX 7000B devices use CMOS EEPROM cells to implement logic

functions. The user-configurable MAX 7000B architecture accommodates

a variety of independent combinatorial and sequential logic functions.

The devices can be reprogrammed for quick and efficient iterations

during design development and debug cycles, and can be programmed

and erased up to 100 times.

MAX 7000B devices contain 32 to 512 macrocells that are combined into

groups of 16 macrocells, called logic array blocks (LABs). Each macrocell

has a programmable-AND/fixed-OR array and a configurable register with

independently programmable clock, clock enable, clear, and preset

functions. To build complex logic functions, each macrocell can be

supplemented with both shareable expander product terms and high-

speed parallel expander product terms to provide up to 32 product terms

per macrocell.

4

Altera Corporation

Share Link: