DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HIP0082 データシートの表示(PDF) - Intersil

部品番号
コンポーネント説明
メーカー
HIP0082 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HIP0082, HIP0084
Electrical Specifications VCC = 5V ±10%, TA = -40oC to 125oC; Unless Otherwise Specified (Continued)
HIP0082
HIP0084
PARAMETER
SYMBOL
TEST CONDITIONS
MIN TYP MAX MIN TYP MAX UNITS
OPEN LOAD DETECTION
Output ON Resistance in
High rDS(ON) Open-Load
rDS(ON)1OL
rDS(ON)2OL
Outputs 1 and
IOUT = 10mA,
2, One Output
TJ = 150oC
ON,
-
-
6.2
N/A
Detection Mode
rDS(ON)3OL
rDS(ON)4OL
Outputs 3 and
IOUT = 10mA,
4, One Output
TJ = 150oC
ON,
-
-
5.7
Max. Output Current in High IOL(MAX)
rDS(ON) Mode
90
-
180
mA
Min. Output Current in Low
rDS(ON) Normal Mode
(Hysteresis Range)
IO(HYS)
0.25 x - 0.95 x
NA
mA
IOL
IOL
(MAX)
(MAX)
Open-Load Fault Threshold
IOLF (ISC Bit is set in Fault Register)
3
-
20 15
60 100 mA
Open-Load Detection Pull-up ROL
Resistance
2
-
6.5
NA
k
Open-Load Delay Time
after INx HL
Open-Load Delay Time
after INx HL
tDOLL Td_OLx Bit = Low
tDOLH Td_OLx Bit = High (Note 10)
3
-
5.2 3
-
5.2 ms
340
-
580 340
-
580 µs
Open Load Filter Time
tOL
OVER TEMPERATURE AND SHORT CIRCUIT PROTECTION
Over Temperature Detection
Threshold
TTMP
Output Short-to-Gnd
Threshold
VSG
Short-to-GND Filter Time
tSG
SERIAL INTERFACE (Figure 3) CEXT = 50pF
Serial Clock Frequency
fCLK 50% Duty Cycle
Propagation Delay CLK to
Data Valid
tPCLKDV
150
-
252 150
-
252 µs
155
-
165 155
-
165
οC
2.4
-
2.9 2.4 2.6 2.9
V
150
-
252 150
-
252 µs
-
-
3
-
-
3
MHz
-
-
150 -
-
150 ns
Setup Time, CS to CLK
CS Low to Data Valid
Hold Time CS after CLK
CS High to Output High Z
Minimum Time CLK = High
Minimum Time CLK = Low
Setup Time R/W Low to CLK
R/W Low to Output High Z
Setup Time Data Valid to
CLK Low
tCSLCLK
tCSLDV
tCLKCSH
tCSHDZ
tCLKH
tCLKL
tRWLCLK
tRWLDZ
tDVCLKL
150
-
- 150
-
-
ns
-
-
100 -
-
100 ns
150
-
- 150
-
-
ns
-
-
100 -
-
100 ns
100
-
- 100
-
-
ns
100
-
- 100
-
-
ns
150
-
- 150
-
-
ns
-
-
100 -
-
100 ns
20
-
-
20
-
-
ns
Setup Time R/W High to CLK tRWHCLK
100
-
- 100
-
-
ns
Time R/W High to Data Valid tRWHDV
-
-
100 -
-
100 ns
NOTES:
8. Each Output has Over Current Shutdown protection in the positive current direction. The maximum peak current rating is set equal to the
minimum Over Current Shutdown as detailed in the Electrical Specification Table. In the event of an Over Current Shutdown the input
drive is latched OFF. The output short must be removed and the input toggled OFF and ON to restore the output drive.
9. The “Low VCC Shutdown” is an internal control that switches off all power drive stages when VCC is less than VCC(LOW).
10. Measurement includes the Filter Time.
5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]