HIP5062 データシートの表示（PDF） - Intersil
部品番号
コンポーネント説明
メーカー
HIP5062 Datasheet PDF : 7 Pages
| |||
HIP5062
Electrical Specifications V+ = 36V, Channels 1 and 2, TJ = 0oC to +110oC; Unless Otherwise Specified (Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
VTH IFRO
Voltage at IRFO that disables
PWM. This is due to low load
current
116
-
250
mV
ITH IFRO
Voltage at IRFO to enable SHRT
output current. This is due to
Regulator Over Current Condi-
tions
6.85
-
7.65
V
ISHRT
SHRT Output Current, During
Over-Current
VIRFO = 7.7V
-75
-
-33
µA
VTH SHRT
Threshold voltage on SHRT to
set FLTN latch
VDDD = 11V
-
5
-
V
IGAIN
RIRFI
tRS
IPEAK (DMOSDRAIN)/IIRFI
IRFI Resistance to GND
Current Comparator Response
Time (Note 1)
∆I (DMOSDRAIN)/∆t = 1A/ms
IIRFI = 2mA
∆I (DMOSDRAIN)/∆t > 1A/µs
2.0
-
3.2
A/mA
150
-
360
Ω
-
30
-
ns
MCPW
Minimum Controllable Pulse
Width (Note 1)
25
50
100
ns
MCPI
Minimum Controllable DMOS
Peak Current (Note 1)
125
250
500
mA
START-UP
V+
Rising V+ Power-On Reset
Voltage
23
-
26.3
V
Falling V+ Power-Off Set
Voltage
-
15
-
V
V+ Power-On Hysteresis
9.5
-
11.8
V
VTH PSEN
Voltage at PSEN to Enable
Supply
VDDD = 11V
3.6
-
6.5
V
rPSEN
ISFST
IPSOK
Internal Pull-Up Resistance, to
VDDD
Soft-Start Charging Current
PSOK High-State Leakage
Current
VSFST = 0V to 11V
SFST = 11V, PSOK = 12V
-
12
-
KΩ
-1.5
-1.0
-0.65
µA
-1
-
1
µA
VPSOK
PSOK Low-State Voltage
VTH SFST PSOK Threshold, Rising VSFST
THERMAL MONITOR
SFST = 0V, IPSOK = 1mA
VDDD = 11V
TEMP
Substrate Temperature for
TMON = 0V
Thermal Monitor to Trip (Note 1)
-
-
0.4
V
8.1
-
9.9
V
105
-
135
oC
NOTE:
1. Determined by design, not a measured parameter.
4
Share Link: 