HIP4086AP-T データシートの表示（PDF） - Intersil

部品番号

コンポーネント説明

メーカー

HIP4086AP-T

80V, 0.5A Three Phase Driver

Intersil 

HIP4086

Pin Descriptions

PIN

NUMBER

SYMBOL

16

AHB

1

BHB

13

CHB

(xHB)

5

AHI

2

BHI

12

CHI

(xHI)

4

ALI

3

BLI

11

CLI

(xLI)

6

VSS

7

RDEL

8

UVLO

9

RFSH

10

DIS

17

AHO

24

BHO

14

CHO

(xHO)

15

AHS

23

BHS

15

CHS

(xHS)

20

VDD

21

ALO

22

BLO

19

CLO

(xLO)

NOTE: x = A, B and C.

DESCRIPTION

High-Side Bootstrap supplies. One external bootstrap diode and one capacitor are required for each. Connect

cathode of bootstrap diode and positive side of bootstrap capacitor to each xHB pin.

High-Side Logic Level Inputs. Logic at these three pins controls the three high side output drivers, AHO (Pin

17), BHO (Pin 24) and CHO (Pin 14). When xHI is low, xHO is high. When xHI is high, xHO is low. Unless the

dead time is disabled by connecting RDEL (Pin 7) to ground, the low side input of each phase will override the

corresponding high side input on that phase - see Truth Table on previous page. If RDEL is tied to ground,

dead time is disabled and the outputs follow the inputs. Care must be taken to avoid shoot-through in this

application. DIS (Pin 10) also overrides the high side inputs. xHI can be driven by signal levels of 0V to 15V

(no greater than VDD).

Low-Side Logic Level Inputs. Logic at these three pins controls the three low side output drivers ALO (Pin 21),

BLO (Pin 22) and CLO (Pin 19). If the upper inputs are grounded then the lower inputs control both xLO and

xHO drivers, with the dead time set by the resistor at RDEL (Pin 7). DIS (Pin 10) high level input overrides xLI,

forcing all outputs low. xLI can be driven by signal levels of 0V to 15V (no greater than VDD).

Ground. Connect the sources of the Low-Side power MOSFETs to this pin.

Dead Time Setting. Connect a resistor from this pin to VDD to set timing current that defines the dead time

between drivers - see Figure 15. All drivers turn-off with no adjustable delay, so the RDEL resistor guarantees

no shoot-through by delaying the turn-on of all drivers. When RDEL is tied to VSS, both upper and lowers can

be commanded on simultaneously. While not necessary in most applications, a decoupling capacitor of 0.1µF

or smaller may be connected between RDEL and VSS.

Undervoltage Setting. A resistor can be connected between this pin and VSS to program the undervoltage set

point, see Figure 16. With this pin not connected, the undervoltage disable is typically 6.6V. When this pin is

tied to VDD, the undervoltage disable is typically 6.2V.

Refresh Pulse Setting. An external capacitor can be connected from this pin to VSS to increase the length of

the start up refresh pulse - see Figure 14. If this pin is not connected, the refresh pulse is typically 1.5µs.

Disable Input. Logic level input that when taken high sets all six outputs low. DIS high overrides all other inputs.

With DIS low, the outputs are controlled by the other inputs. DIS can be driven by signal levels of 0V to 15V

(no greater than VDD).

High-Side Outputs. Connect to the gates of the High-Side power MOSFETs in each phase.

High-Side Source Connection. Connect the sources of the High-Side power MOSFETs to these pins. The

negative side of the bootstrap capacitors should also be connected to these pins.

Positive Supply. Decouple this pin to VSS (Pin 6).

Low-Side Outputs. Connect the gates of the Low-Side power MOSFETs to these pins.

3

Share Link: