DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HSP-EVAL データシートの表示(PDF) - Intersil

部品番号
コンポーネント説明
メーカー
HSP-EVAL
Intersil
Intersil Intersil
HSP-EVAL Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HSP-EVAL
The Parallel Port Bus is interfaced to the PC by connecting
the provided ribbon cable between the 26 position shrouded
header (J5) and the PC's parallel port. The ribbon cable
maps the Parallel Port Bus signals to the PC's parallel port
as shown in Table 6.
The Parallel Port Bus is brought out through each of the 96
Pin DIN connectors (P1, P2) so that Multiple HSP-EVALs
can be daisy chained. This allows different HSP-EVALs in
the chain to be controlled through a single HSP-EVAL which
has been connected to a host PC.
Register Structure
The HSP-EVAL provides a series of registers which may be
used as a source for daughter board input and control. In
addition, a Shift Register is supplied to serialize data on the
daughter board output bus for transmission via the Parallel
Port Bus. Data transfers involving these registers are
described in the following sections.
The HSP-EVAL has a set of eight 8-bit data registers which
are organized as a set of four “logical” input and control
registers, Input Registers 1 thru 3 and the CTL Control
Register. The outputs of these registers drive four 16 bit
busses which are mapped to the daughter board through the
Input Connector (J1) and the Control Connector (J3) (see
Bus Structure Section). The mapping of the 8-bit data
registers to bus signals and “logical” registers is given in
Table 7.
TABLE 3. SIGNAL ASSIGNMENTS FOR 50 POSITION INPUT
CONNECTOR J1
PIN
NUMBER
J1A SIGNAL
MNEMONIC
J1B SIGNAL
MNEMONIC
1
AUX_IN0
GND
2
IN2_0
IN2_1
3
IN2_2
IN2_3
4
IN2_4
IN2_5
5
IN2_6
IN2_7
6
GND
IN2_8
7
IN2_9
IN2_10
8
IN2_11
IN2_12
9
IN2_13
IN2_14
10
IN2_15
GND
11
AUX_IN1
IN1_0
12
IN1_1
IN1_2
13
IN1_3
IN1_4
14
IN1_5
IN1_6
15
IN1_7
GND
16
IN1_8
IN1_9
17
IN1_10
IN1_11
18
IN1_12
IN1_13
19
IN1_14
IN1_15
20
GND
CLKIN
21
GND
N.C.
22
GND
VCC
23
GND
VCC
24
GND
VCC
25
GND
VCC
TABLE 4. SIGNAL ASSIGNMENTS FOR 50 POSITION
OUTPUT CONNECTOR J2
PIN
NUMBER
J2A SIGNAL
MNEMONIC
J2B SIGNAL
MNEMONIC
1
AUXOUT0
GND
2
OUT2_0
OUT2_1
3
OUT2_2
OUT2_3
4
OUT2_4
OUT2_5
5
OUT2_6
OUT2_7
6
GND
OUT2_8
7
OUT2_9
OUT2_10
8
OUT2_11
OUT2_12
9
OUT2_13
OUT2_14
10
OUT2_15
GND
11
AUXOUT1
OUT1_0
12
OUT1_1
OUT1_2
13
OUT1_3
OUT1_4
14
OUT1_5
OUT1_6
15
OUT1_7
GND
16
OUT1_8
OUT1_9
17
OUT1_10
OUT1_11
18
OUT1_12
OUT1_13
19
OUT1_14
OUT1_15
20
GND
CLKOUT
21
GND
STAT0
22
GND
STAT1
23
GND
STAT2
24
GND
STAT3
25
GND
N.C.
4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]