HSP48908GC-32 データシートの表示（PDF） - Intersil
部品番号
コンポーネント説明
メーカー
HSP48908GC-32 Datasheet PDF : 18 Pages
| |||
HSP48908
Pin Descriptions
NAME
PLCC PIN
VCC
21, 42, 63, 84
GND
CLK
DIN-07
19, 48, 54, 61,
69, 76, 82
20
1-8
ClN0-9
9-18
DOUT0-19
49-53, 55-60,
62, 64-68,
70-72
CASIO-15
29-41, 43-45
CASO0-7
73-75, 77-81
FRAME
46
EALU
28
HOLD
22
RESET
OE
A0-2
LD
CS
47
83
25-27
23
24
TYPE
DESCRIPTION
The +5V power supply pins. 0.1µF capacitors between the VCC and GND pins are
recommended.
The device ground.
I
Input and System Clock. Operations are synchronous with the rising edge of this clock signal.
I
Pixel Data Input Bus. This bus is used to provide the 8-bit pixel input data to the HSP48908. The
data must be provided in a synchronous fashion, and is latched on the rising edge of the CLK signal.
I
Coefficient Input Bus. This input bus is used to load the Coefficient Mask Register(s), the Initializa-
tion Register, the Row Buffer Length Register and the ALU microcode. It may also be used to pro-
vide a second operand input to the ALU. The definition of the ClN0-9 bits is defined by the register
address bits A0-2. The CIN0-9 data is loaded to the Addressed Register through the use of the CS
and LD inputs.
0 Output Data Bus. This 20-Bit output port is used to provide the convolution result. The result is the
sum of products of the input data samples and their corresponding coefficients. The Cascade inputs
CASl0-15 may also be added to the result by selecting the appropriate cascade mode in the Initial-
ization Register.
I
Cascade Input Bus. This bus is used for cascading multiple HSP48908s to allow convolution with
larger kernels or row sizes. It may also be used to interface to external row buffers. The function of
this bus is determined by the Cascade Mode bit (Bit 0) of the Initialization Register. When this bit is
set to a ‘0’, the value on CASI0-15 is left shifted and added to DOUT0-19. The amount of the shift
is determined by bits 7-8 of the Initialization Register. While this mode is intended primarily for cas-
cading, it may also be used to add an offset value, such as to increase the brightness of the con-
volved image.
When the Cascade mode bit is set to a “1”, this bus is used for interfacing to external row buffers.
In this mode the bus is divided into two 8-bit busses (CASl0-7 and CASl8-15), thus allowing two ad-
ditional pixel data inputs. The cascade data is sent directly to the internal multiplier array which al-
lows for larger row sizes without using multiple HSP48908s.
0 Cascade Output Bus. This bus is used primarily during cascading to handle larger frames and/or
kernel sizes. This output data is the data on DIN0-7 delayed by twice the programmed internal row
buffer length.
I
Frame is an asynchronous new frame or vertical sync input. A low on this input resets all internal
circuitry except for the Coefficient, ALU, AMC, EOR and INT Registers. Thus, after a Frame reset
has occurred, a new frame of pixels may be convolved without reloading these registers.
I
Enable ALU Input. This control line gates the clock to the ALU Register. When it is high, the data on
CIN0-7 is loaded on the next rising clock edge. When EALU is low, the last value loaded remains in
the ALU Register.
I
The Hold Input is used to gate the clock from all of the internal circuitry of the H5P48908. This signal
is synchronous, is sampled on the rising edge of CLK and takes effect on the following cycle. While
this signal is active (high), the clock will have no effect on the HSP48908 and
internal data will remain undisturbed.
I
Reset is an asynchronous signal which resets all internal circuitry of the HSP48908. All outputs are
forced low in the reset state.
I
Output Enable. The OE input controls the state of the Output Data bus (DOUT0-19). A LOW on this
control line enables the port for output. When OE is HIGH, the output drivers are in the high imped-
ance state. Processing is not interrupted by this pin.
I
Control Register Address. These lines are decoded to determine which register in the control logic
is the destination for the data on the ClN0-9 inputs. Register loading is controlled by the A0-2, LD
and CS inputs.
I
Load Strobe. LD is used for loading the Internal Registers of the HSP48908. When CS and LD are
active, the rising edge of LD will latch the CIN0-7 data into the register specified by A0-2.
I
Chip Select. The Chip Select input enables loading of the Internal Registers. When CS is low, the
A0-2 address lines are decoded to determine the meaning of the data on the CIN0-7 bus. The rising
edge of LD will then load the Addressed Register.
6
Share Link: 