HT82V38 データシートの表示（PDF） - Holtek Semiconductor
部品番号
コンポーネント説明
メーカー
HT82V38 Datasheet PDF : 16 Pages
| |||
HT82V38
Internal Register Descriptions
Register
Address
Data Bits
Name
A2 A1 A0 D8 D7 D6 D5 D4
D3
D2
D1
D0
Configuration 0 0 0 0
0
Clamp 3
Int CH
CDS
on
0
Pwr Dn
Full scale
input range
1byte out
MUX
001
0
RGB/
BGR
Red Green Blue
ClapC[3]
ClapC[2]
ClapC[1]
ClapC[0]
Red PGA
010 0
0
0 MSB
LSB
Green PGA 0 1 1 0
0
0 MSB
LSB
Blue PGA
100 0
0
0 MSB
LSB
Red Offset
1 0 1 MSB
LSB
Green Offset 1 1 0 MSB
LSB
Blue Offset 1 1 1 MSB
LSB
Internal Register Map
Configuration Register
The Configuration Register controls the HT82V38¢s operating mode and bias levels. Bits D6 controls reference clamp
voltage. Setting this bit low change OFFSET to high-Z, allowing OFFSET to be driven from external power source. Bit
D5 will configure the HT82V38 for the 3-Channel (high) mode of operation. Setting Bit D4 high will enable the CDS
mode of operation, and setting this bit low will enable the SHA mode of operation. Bit D3 should always be set low. Bit
D2 controls the power-down mode. Setting Bit D2 high will place the HT82V38 into a very low power ²sleep² mode. All
register contents are retained while the HT82V38 is in the powered-down state. Bit D1 controls full-scale input range.
D1=1, full scale input range will be 2V, D1=0 full scale input range will be 1.6V. Bit D0 controls the output mode of the
HT82V38. Setting bit D0 high will enable a single byte output mode where only 8 MSBs of the 16-bit ADC will be output.
If bit D0 is set low, then the 16-bit ADC output is multiplexed into two bytes.
D8 D7
D6
D5
D4
D3
D2
D1
D0
Set Set
to to
00
ClampInt
1=Internal*
0=External
3 Channels
CDS
operation
¾
Power-down
Full scale
input range
1=On*
1=CDS mode* ¾
1=On
1=2V
0=Off
0=SHA mode 0*
0=Off
(Normal)*
0=1.6V*
1 byte out
1=On
0=Off *
Note: * Power-on default value
Configuration Register Settings
Rev. 1.00
6
July 23, 2009
Share Link: 