DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ICS1893AF(2002) データシートの表示(PDF) - Integrated Circuit Systems

部品番号
コンポーネント説明
メーカー
ICS1893AF
(Rev.:2002)
ICST
Integrated Circuit Systems ICST
ICS1893AF Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Product Brief
ICS1893AF
Typical ICS1893AF Applications
The ICS1893AF is configured for the majority of single Phy Ethernet applications. These applications include
Network Interface Cards, PC Motherboards, Printers, ACR Riser cards, Set top Boxes, and Game machines.
Virtually any single Phy application utilizing the standard IEEE MII interface can use the ICS1893AF. The
ICS1893AF offers the same high performance at a lower cost.
ICS1893AF / ICS1893Y-10 Feature Set Comparison Table
Feature
Package Type
Pin Count
NOD/REP
HW/SW
MII/SI
10/100
ICS1893AF
SSOP 300mil
48
NOD/REP pin removed
tied internally to VSS
HW/SW pin removed
tied internally to VDD
SI/MII pin removed
tied internally to VDD
10/100 pin is output
only
ICS1893Y-10
TQFP 10x10x1.4
64
NOD/REP
HW/SW
SI/MII
10/100
Comment
ICS1893AF configured in NODE mode
only.
ICS1893AF configured in software
mode only.
ICS1893AF supports only MII interface
to MAC.
The 10/100 pin in software mode is an
output indicateting 100M operation
when high
DPXSEL
ANSEL
LSTA
LOCK
TXER
DPXSEL pin removed
ANSEL pin removed
DPXSEL
ANSEL
LSTA pin removed
LOCK pin removed
TXER pin removed
tied internally to VSS
LSTA
LOCK
TXER
FD/HD information is available in the
Quick Poll Status Register Reg 17
ANSEL in software mode is an output.
This information is available in control
Reg 0, Default setting is A-N enabled
Link status available on P2LI led
Link status available on P2LI led
TXER function is still available by using
control Reg 16 bit 2
The following bullet items describe ICS1893AF pin differences and how they affect the
application:
The ICS1893AF is hardwired for the predominate board application used in the vast majority of single
Phy applications
o Hardwired for Node configuration (NOD/REP pin removed, tied internally to VSS). Node
configuration enables the 10M SQE test default setting and causes CRS to be asserted for either
transmit or receive activity in half duplex, or for just receive activity when in full duplex.
o Hardwired for Software mode (HW/SW pin removed, tied internally to VDD).
o Hardwired for MII interface only. (SI/MII pin removed, tied internally to VDD) In this configuration
the 10baseT serial and 100baseTX 5 bit symbol interfaces are NOT supported. Applications
requiring these interfaces should use ICS1893Y-10.
In the software control configuration the 10/100, DPXSEL and ANSEL pins are outputs.
o DPXEL pin is not brought out.
o ANSEL pin is not brought out.
o 10/100 pin is brought out to indicate 100M operation. Some applications use this output to drive
an LED indicating 100M operation.
Document Revision: 5 April 2002
Page 2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]