ICS853011CMT データシートの表示（PDF） - Integrated Circuit Systems
部品番号
コンポーネント説明
メーカー
ICS853011CMT
Integrated Circuit Systems
ICS853011CMT Datasheet PDF : 14 Pages
| |||
Integrated
Circuit
Systems, Inc.
PRELIMINARY
ICS853011C
LOW SKEW, 1-TO-2
DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER
TABLE 3C. LVPECL DC CHARACTERISTICS, VCC = 2.5V; VEE = 0V
Symbol Parameter
-40°C
Min Typ Max
25°C
Min Typ Max
85°C
Units
Min Typ Max
VOH
VOL
VPP
VCMR
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Peak-to-Peak Input Voltage
Input High Voltage
Common Mode Range; NOTE 2, 3
1.475
0.745
800
1.495
0.72
800
1.495
V
0.735
V
800
V
V
IIH
Input
High Current
PCLK, nPCLK
µA
IIL
Input
PCLK
Low Current nPCLK
µA
µA
Input and output parameters vary 1:1 with VCC. VEE can vary +0.925V to -0.5V.
NOTE 1: Outputs terminated with 50Ω to VCCO - 2V.
NOTE 2: Common mode voltage is defined as VIH.
NOTE 3: For single-ended applications, the maximum input voltage for PCLK, nPCLK is VCC + 0.3V.
TABLE 3D. ECL DC CHARACTERISTICS, VCC = 0V; VEE = -3.8V TO -2.375V
Symbol Parameter
-40°C
Min Typ Max Min
25°C
Typ
Max
85°C
Units
Min Typ Max
VOH
V
OL
VPP
VCMR
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Peak-to-Peak Input Voltage
Input High Voltage
Common Mode Range; NOTE 2, 3
-1.025
-1.755
800
-1.005
-1.78
800
IIH
Input
High Current
PCLK, nPCLK
Input
PCLK
IIL
Low Current nPCLK
Input and output parameters vary 1:1 with VCC. VEE can vary +0.925V to -0.5V.
NOTE 1: Outputs terminated with 50Ω to VCCO - 2V.
NOTE 2: Common mode voltage is defined as VIH.
NOTE 3: For single-ended applications, the maximum input voltage for PCLK, nPCLK is VCC + 0.3V.
TABLE
4.
AC
CHARACTERISTICS,
V
CC
=
0V;
V
EE
=
-3.8V
TO
-2.375V
OR
V
CC
=
2.375
TO
3.8V;
V
EE
=
0V
Symbol Parameter
-40°C
25°C
Min Typ Max Min Typ Max Min
-1.005
-1.765
800
85°C
Typ Max
V
V
V
V
µA
µA
µA
Units
fMAX
Output Frequency
3
3
3
GHz
t
Propagation Delay; NOTE 1
240
250
260
ps
PD
tsk(o) Output Skew; NOTE 2, 4
5
5
5
ps
tsk(pp) Part-to-Part Skew; NOTE 3, 4
ps
tR/tF
Output Rise/Fall Time 20% to 80%
160
160
160
ps
odc
Output Duty Cycle
f ≤ 1GHz
50
50
50
%
All parameters are measured at f ≤ 1.7GHz, unless otherwise noted.
NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load
conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
853011CM
www.icst.com/products/hiperclocks.html
REV. A MARCH 19, 2004
4
Share Link: