DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ICS853058 データシートの表示(PDF) - Integrated Circuit Systems

部品番号
コンポーネント説明
メーカー
ICS853058 Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Integrated
Circuit
Systems, Inc.
PRELIMINARY
ICS853058
8:1, DIFFERENTIAL-TO-
3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER
TABLE 1. PIN DESCRIPTIONS
Number
1
Name
PCLK0
2
nPCLK0
3
PCLK1
4
nPCLK1
5, 20
6, 7, 8
9
VCC
SEL0, SEL1, SEL2
PCLK2
10
nPCLK2
11
PCLK3
12
nPCLK3
13
nPCLK4
14
PCLK4
15
nPCLK5
16
PCLK5
Input
Input
Input
Input
Power
Input
Input
Input
Input
Input
Input
Input
Input
Input
Type
Description
Pulldown Non-inverting differential LVPECL clock input.
Pullup/Pulldown
Inverting differential LVPECL clock input.
VCC/2 default when left floating.
Pulldown Non-inverting differential LVPECL clock input.
Pullup/Pulldown
Inverting differential LVPECL clock input.
VCC/2 default when left floating.
Positive supply pins.
Pulldown
Clock select input pins. LVCMOS/LVTTL interface levels.
Pulldown Non-inverting differential LVPECL clock input.
Pullup/Pulldown
Inverting differential LVPECL clock input.
VCC/2 default when left floating.
Pulldown Non-inverting differential LVPECL clock input.
Pullup/Pulldown
Pullup/Pulldown
Pulldown
Inverting differential LVPECL clock input.
VCC/2 default when left floating.
Inverting differential LVPECL clock input.
VCC/2 default when left floating.
Non-inverting differential LVPECL clock input.
Pullup/Pulldown
Inverting differential LVPECL clock input.
VCC/2 default when left floating.
Pulldown Non-inverting differential LVPECL clock input.
17
18, 19
VEE
nQ0, Q0
Power
Output
Negative supply pin.
Differential output pair. LVPECL interface levels.
21
nPCLK6
Input
Pullup/Pulldown
Inverting differential LVPECL clock input.
VCC/2 default when left floating.
22
PCLK6
Input
Pulldown Non-inverting differential LVPECL clock input.
23
nPCLK7
Input
Pullup/Pulldown
Inverting differential LVPECL clock input.
V /2 default when left floating.
CC
24
PCLK7
Input
Pulldown Non-inverting differential LVPECL clock input.
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
853058AG
www.icst.com/products/hiperclocks.html
2
REV. A APRIL 13, 2004

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]